SWRA574B October 2017 – February 2020 AWR1243 , AWR2243
In a cascaded system, it is necessary to synchronize the RX ADC sampling windows between all chips. Frame Sync, described in this section, ensures coherence of ADC samples from all the chips and alignment of the chirp timing signals across the constituent chips.
Note that “Frame (Burst)” in this section refers to frames (as defined in AWR_FRAME_CONF_SB) and bursts (as defined in AWR_ADVANCED_FRAME_CONF_SB).