TPS659037
- Seven Step-Down Switched-Mode Power Supply (SMPS) Regulators:
- One 0.7 to 1.65 V at 6 A (10-mV Steps)
- Dual-Phase Configuration With Digital Voltage Scaling (DVS) Control
- One 0.7 to 1.65 V at 4 A (10-mV Steps)
- Dual-Phase Configuration With DVS Control
- One 0.7 to 3.3 V at 3 A (10 or 20-mV Steps)
- Single-Phase Configuration
- This Regulator can be Combined With the 6 A Resulting in a 9-A Triple-Phase Regulator (DVS Controlled)
- Two 0.7 to 3.3 V at 2 A (10 or 20-mV Steps)
- Single-Phase Configuration
- One Regulator With DVS Control That can also be Configured as a 3-A Regulator
- Two 0.7 to 3.3 V at 1 A (10 or 20-mV Steps)
- Single-Phase Configuration
- One Regulator With DVS Control
- Output Current Measurement in All Except 1-A SMPS Regulators
- Differential Remote Sensing (Output and Ground) in Dual-Phase and Triple-Phase Regulators
- Hardware and Software-Controlled Eco-mode™ up to 5 mA with 15-µA Quiescent Current
- Short-Circuit Protection
- Powergood Indication (Voltage and Overcurrent Indication)
- Internal Soft-Start for In-Rush Current Limitation
- Ability to synchronize SMPS to External Clock or Internal Fallback Clock With Phase Synchronization
- One 0.7 to 1.65 V at 6 A (10-mV Steps)
- Seven General-Purpose Low Dropout Regulators (LDOs) with 50-mV Steps:
- Two 0.9 to 3.3-V LDOs at 300 mA With Preregulated Supply
- Two 0.9 to 3.3-V LDOs at 200 mA With Preregulated Supply
- One 0.9 to 3.3-V LDOs at 50 mA With Preregulated Supply
- One 100-mA USB LDO
- One 0.9 to 3.3-V, Low-Noise LDO up to 100 mA (Low-Noise Performance up to 50 mA)
- Two Additional LDOs for PMU Internal Use
- Short-Circuit Protection
- Clock Management 16-MHz Crystal Oscillator and 32-kHz RC Oscillator
- One Buffered 32-kHz Output
- Real-Time Clock (RTC) With Alarm Wake-Up Mechanism
- 12-bit Sigma-Delta General-Purpose Analog-to-Digital-Converter (GPADC) With Three External Input Channels and Six Internal Channels for Self Monitoring
- Thermal Monitoring
- High Temperature Warning
- Thermal Shutdown
- Control
- Configurable Power-Up and Power-Down Sequences (One-Time Programmable [OTP])
- Configurable Sequences Between the SLEEP and ACTIVE States (OTP Programmable)
- One Dedicated Digital Output Signal (REGEN) that can be Included in the Start-Up Sequence
- Three Digital Output Signals MUXed With GPIO that can be Included in the Start-Up Sequence
- Selectable Control Interface
- One Serial Peripheral Interface (SPI) for Resource Configurations and DVS Control
- Two I2C Interfaces. One Dedicated for DVS Control, and a General Purpose I2C Interface for Resource Configuration and DVS Control
- Undervoltage Lockout
- System Voltage Range from 3.135 to 5.25 V
- Package Options
- 12-mm × 12-mm 169-pin nFBGA with 0,8-mm Pin Pitch
The TPS659037 device is an integrated power-management IC (PMIC). The device provides seven configurable step-down converters with up to 6 A of output current for memory, processor core, input-output (I/O), or preregulation of LDOs. One of these configurable step-down converters can be combined with another 3-A regulator to allow up to 9 A of output current. All of the step-down converters can synchronize to an external clock source between 1.7 MHz and 2.7 MHz, or an internal fallback clock at 2.2 MHz.
The TPS659037 device contains seven LDO regulators for external use. These LDO regulators can be supplied from either a system supply or a preregulated supply. The power-up and power-down controller is configurable and supports any power-up and power-down sequences (OTP based). The TPS659037 device includes a 32-kHz RC oscillator to sequence all resources during power up and power down. In cases where a fast start up is needed, a 16-MHz crystal oscillator is also included to quickly generate a stable 32-kHz for the system. All LDOs and SMPS converters can be controlled by the SPI or I2C interface, or by power request signals. In addition, voltage scaling registers allow transitioning the SMPS to different voltages by SPI, I2C, or roof and floor control.
One dedicated pin in each package can be configured as part of the power-up sequence to control external resources. General-purpose input-output (GPIO) functionality is available and two GPIOs can be configured as part of the power-up sequence to control external resources. Power request signals enable power mode control for power optimization. The device includes a general-purpose sigma-delta analog-to-digital converter (GPADC) with three external input channels.
The TPS659037 device is available in a 13-pin × 13-pin nFBGA package with a 0,8-mm pitch.
技術文件
| 類型 | 標題 | 日期 | ||
|---|---|---|---|---|
| * | Data sheet | TPS659037 Power management unit (PMU) for processor datasheet (Rev. G) | PDF | HTML | 2018年 8月 20日 |
| * | User guide | TPS659037 Register Map (Rev. B) | 2019年 2月 12日 | |
| Application note | TPS659037 Design Checklist (Rev. B) | 2022年 6月 9日 | ||
| Application note | POR Generation in TPS65903x, TPS65917-Q1, TPS65919-Q1, and TPS65916 Devices (Rev. A) | 2018年 9月 21日 | ||
| User guide | TPS659037 user's guide to power AM574x, AM572x, and AM571x (Rev. F) | 2018年 3月 16日 | ||
| Application note | Guide to Using the GPADC in TPS65903x, TPS65917-Q1, TPS65919-Q1, and TPS65916 de (Rev. A) | 2017年 12月 13日 | ||
| Technical article | How to implement remote sense in your PMIC | PDF | HTML | 2016年 11月 17日 | |
| Technical article | Using PMICs to support a wide range of power sequencing requirements | PDF | HTML | 2016年 11月 1日 | |
| Technical article | Using TPS659037 to power the Sitara AM57x processors | PDF | HTML | 2016年 2月 16日 | |
| Application note | TPS659037 Design Guide | 2015年 9月 21日 |
設計與開發
如需其他條款或必要資源，請按一下下方的任何標題以檢視詳細頁面 (如有)。
TPS659037EVM-090 — TPS659037 電源管理 IC 評估模組
The TPS659037 device is an integrated power-management integrated circuit (PMIC) for industrial and consumer applications. The device provides seven configurable step-down converters with up to 6A of output current for memory, processor core, input/output (I/O), or pre-regulation of LDOs. (...)
BEAGLE-3P-BBONE-AI — 適用於嵌入式人工智慧的 BeagleBone® AI AM5729 開發板
Built on the proven BeagleBoard.org® open source Linux approach, BeagleBone® AI fills the gap between small SBCs and more powerful industrial computers. Based on the Texas Instruments, Sitara™ AM5729 processor, developers have access to a highly integrated and (...)
TPS659037 Unencrypted PSpice Transient Model Package (Rev. A)
TIDEP0079 — 基於 Sitara AM57x Gb 乙太網路和 PRU-ICSS (具有時間觸發傳送功能) 的 EtherCAT® 參考設計
TIDA-010010 — 工業 GB 乙太網路 PHY 參考設計
TIDEP-0075 — 工業通訊閘道 PROFINET IRT 轉 PROFIBUS 主站參考設計
TIDEP0074 — 適用於 IEC61850 GOOSE 轉發的封包處理引擎參考設計
TIDEP0078 — 適用於 AM572x 的 OPC UA 資料存取伺服器參考設計
TIDEP0046 — 基於 AM57x 使用 OpenCL 進行 DSP 加速的 Monte-Carlo 模擬參考設計
TIDEP0047 — 採用 TI AM57x 處理器參考設計的電源和熱能設計考量
| 封裝 | 針腳 | CAD 符號、佔位空間與 3D 模型 |
|---|---|---|
| NFBGA (ZWS) | 169 | Ultra Librarian |
訂購與品質
- RoHS
- REACH
- 產品標記
- 鉛塗層/球物料
- MSL 等級/回焊峰值
- MTBF/FIT 估算值
- 材料內容
- 認證摘要
- 進行中持續性的可靠性監測
- 晶圓廠位置
- 組裝地點
建議產品可能具有與此 TI 產品相關的參數、評估模組或參考設計。