首頁 電源管理 監控器和重設 IC 重設與看門狗 IC
首頁
電源管理
監控器和重設 IC
重設與看門狗 IC

TPS386000

現行

具可編程延遲和看門狗定時器的開汲極四路電源電壓監控器

立即訂購
產品規格表

TPS386000

現行
產品規格表 立即訂購

產品詳細資料

Rating Catalog Number of supplies monitored 3, 4 Threshold voltage 1 (typ) (V) 0.4 Features Manual reset capable, Negative voltage monitoring, Separate VDD & sense, Timeout watchdog, Undervoltage and overvoltage monitor, Watchdog timer Reset threshold accuracy (%) 0.5 Iq (typ) (mA) 0.011 Output driver type/reset output Active-low, Open-drain Time delay (ms) 20, 300 Watchdog timer WDI (s) 0.6 Supply voltage (min) (V) 1.8 Supply voltage (max) (V) 6.5 Operating temperature range (°C) -40 to 125
Rating Catalog Number of supplies monitored 3, 4 Threshold voltage 1 (typ) (V) 0.4 Features Manual reset capable, Negative voltage monitoring, Separate VDD & sense, Timeout watchdog, Undervoltage and overvoltage monitor, Watchdog timer Reset threshold accuracy (%) 0.5 Iq (typ) (mA) 0.011 Output driver type/reset output Active-low, Open-drain Time delay (ms) 20, 300 Watchdog timer WDI (s) 0.6 Supply voltage (min) (V) 1.8 Supply voltage (max) (V) 6.5 Operating temperature range (°C) -40 to 125
VQFN (RGP) 20 16 mm² 4 x 4
  • Four Independent Voltage Supervisors
  • Channel 1:
    • Adjustable Threshold Down to 0.4 V
    • Manual Reset (MR) Input
  • Channels 2, 3:
    • Adjustable Threshold Down to 0.4 V
  • Channel 4:
    • Adjustable Threshold at Any Positive or Negative Voltage
    • Window Comparator
  • Adjustable Delay Time: 1.4 ms to 10 s
  • Threshold Accuracy: 0.25% Typical
  • Very Low Quiescent Current: 11 µA Typical
  • Watchdog Timer With Dedicated Output
  • Well-Controlled Output During Power Up
  • TPS386000: Open-Drain RESETn and WDO
  • TPS386040: Push-Pull RESETn and WDO
  • Package: 4-mm × 4-mm, 20-Pin VQFN
  • Four Independent Voltage Supervisors
  • Channel 1:
    • Adjustable Threshold Down to 0.4 V
    • Manual Reset (MR) Input
  • Channels 2, 3:
    • Adjustable Threshold Down to 0.4 V
  • Channel 4:
    • Adjustable Threshold at Any Positive or Negative Voltage
    • Window Comparator
  • Adjustable Delay Time: 1.4 ms to 10 s
  • Threshold Accuracy: 0.25% Typical
  • Very Low Quiescent Current: 11 µA Typical
  • Watchdog Timer With Dedicated Output
  • Well-Controlled Output During Power Up
  • TPS386000: Open-Drain RESETn and WDO
  • TPS386040: Push-Pull RESETn and WDO
  • Package: 4-mm × 4-mm, 20-Pin VQFN

The TPS3860x0 family of supply voltage supervisors (SVSs) can monitor four power rails that are greater than 0.4 V and one power rail less than 0.4 V (including negative voltage) with a 0.25% (typical) threshold accuracy. Each of the four supervisory circuits (SVS-n) assert a RESETn or RESETn output signal when the SENSEm input voltage drops below the programmed threshold. With external resistors, the threshold of each SVS-n can be programmed (where n = 1, 2, 3, 4 and m = 1, 2, 3, 4L, 4H).

Each SVS-n has a programmable delay before releasing RESETn or RESETn. The delay time can be set independently for each SVS from 1.4 ms to 10 s through the CTn pin connection. Only SVS-1 has an active-low manual reset (MR) input; a logic-low input to MR asserts RESET1 or RESET1.

SVS-4 monitors the threshold window using two comparators. The extra comparator can be configured as a fifth SVS to monitor negative voltage with voltage reference output VREF.

The TPS3860x0 has a very low quiescent current of 11 µA (typical) and is available in a small, 4-mm x 4-mm, VQFN-20 package.

The TPS3860x0 family of supply voltage supervisors (SVSs) can monitor four power rails that are greater than 0.4 V and one power rail less than 0.4 V (including negative voltage) with a 0.25% (typical) threshold accuracy. Each of the four supervisory circuits (SVS-n) assert a RESETn or RESETn output signal when the SENSEm input voltage drops below the programmed threshold. With external resistors, the threshold of each SVS-n can be programmed (where n = 1, 2, 3, 4 and m = 1, 2, 3, 4L, 4H).

Each SVS-n has a programmable delay before releasing RESETn or RESETn. The delay time can be set independently for each SVS from 1.4 ms to 10 s through the CTn pin connection. Only SVS-1 has an active-low manual reset (MR) input; a logic-low input to MR asserts RESET1 or RESET1.

SVS-4 monitors the threshold window using two comparators. The extra comparator can be configured as a fifth SVS to monitor negative voltage with voltage reference output VREF.

The TPS3860x0 has a very low quiescent current of 11 µA (typical) and is available in a small, 4-mm x 4-mm, VQFN-20 package.
filter 尋找其它 重設與看門狗 IC
下載 觀看有字幕稿的影片 影片

查看 TI.com 庫存中的類似產品

規格相似的產品依可用的 TI.com 庫存排序。

立即檢視

您可能會感興趣的類似產品

open-in-new 比較替代產品
功能相同，但引腳輸出與所比較的裝置不同
TPS3704 現行 具高準確度和極小體積的多通道視窗監控器 Window supervisor with up to four monitored supplies and included separate VDD and sense pins; without watchdog timer

技術文件

star =TI 所選的此產品重要文件
找不到結果。請清除您的搜尋條件，然後再試一次。
檢視所有 12
類型 標題 日期
* Data sheet TPS386000 and TPS386040 Quad Supply Voltage Supervisors With Adjustable Delay and Watchdog Timer datasheet (Rev. F) PDF | HTML 2018年 10月 3日
Application note Voltage and Processor Monitoring Solutions in Factory Automation and Control App (Rev. A) 2021年 8月 5日
Application note Optimizing Resistor Dividers at a Comparator (Rev. B) PDF | HTML 2021年 4月 30日
Selection guide Voltage Supervisors (Reset ICs) Quick Reference Guide (Rev. H) 2020年 2月 28日
E-book Voltage Supervisor and Reset ICs: Tips, Tricks and Basics 2019年 6月 28日
Application brief Creating a Sequencing Voltage Supervisor (Reset IC) Using TPS386000 and LM3880 2019年 5月 14日
Application note Comparing Voltage and Processor Monitoring Solutions 2019年 4月 5日
Technical article Tips and tricks for optimizing your voltage supervisor PDF | HTML 2017年 3月 7日
Analog Design Journal Analog Applications Journal 4Q 2014 2014年 10月 24日
Analog Design Journal Power-supply sequencing for FPGAs 2014年 10月 24日
Application note Setting the SVS Voltage Monitor Threshold 2012年 5月 23日
Application note Choosing an Appropriate Pull-up/Pull-down Resistor for Open Drain Outputs 2011年 9月 19日

設計與開發

如需其他條款或必要資源，請按一下下方的任何標題以檢視詳細頁面 (如有)。

開發板

TPS386000EVM-736 — TPS386000 四路供應電壓監控器評估模組

The TPS386000EVM-736 evaluation module (EVM) is a fully assembled and tested circuit for evaluating the TPS386000 quad supply voltage supervisor in a 20-pin QFN package. The TPS386000EVM-736 can be customized by changing resistor values to monitor any voltage greater than 0.4 V, (...)
使用指南: PDF
TI.com 無法提供
模擬工具

PSPICE-FOR-TI — PSpice® for TI 設計與模擬工具

PSpice® for TI 是有助於評估類比電路功能的設計和模擬環境。這款全功能設計和模擬套件使用 Cadence® 的類比分析引擎。PSpice for TI 包括業界最大的模型庫之一，涵蓋我們的類比和電源產品組合，以及特定類比行為模型，且使用無需支付費用。

PSpice for TI 設計和模擬環境可讓您使用其內建函式庫來模擬複雜的混合訊號設計。在進行佈局和製造之前，建立完整的終端設備設計和解決方案原型，進而縮短上市時間並降低開發成本。 

在 PSpice for TI 設計與模擬工具中，您可以搜尋 TI (...)
要求
參考設計

TIDEP0025 — 適用於工業通訊和馬達控制的單晶片驅動

This reference design implements hardware interface based on the HEIDENHAIN EnDat 2.2 standard for position or rotary encoders. The platform also allows you to implement real-time EtherCAT communications standards in a broad range of industrial automation equipment. It enables designs with a low (...)
Design guide: PDF
電路圖: PDF
參考設計

TIDEP0022 — 具有整合式 BiSS C 主介面的 ARM MPU 參考設計

Implementation of BiSS C Master protocol on Industrial Communication Sub-System (PRU-ICSS). The design provides full documentation and source code for Programmable Realtime Unit (PRU).
Design guide: PDF
電路圖: PDF
參考設計

TIDEP0035 — 具有整合式 HIPERFACE DSL 主介面的 ARM MPU 參考設計

此參考設計在工業通訊子系統 (PRU-ICSS) 上實作 HIPERFACE DSL 主協定。雙線介面允許將位置回饋線路整合至馬達纜線中。  它由 AM437x PRU-ICSS 韌體和 TIDA-00177 收發器參考設計組成。
Design guide: PDF
電路圖: PDF
參考設計

TIDEP0050 — EnDat 2.2 系統參考設計

This reference design implements EnDat 2.2 Master protocol stack and hardware interface based on HEIDENHAIN EnDat 2.2 standard for position or rotary encoders. The design is composed of EnDat 2.2 Master protocol stack, half-duplex communications using RS-485 transceivers and the line termination (...)
Design guide: PDF
電路圖: PDF
參考設計

TIDA-01589 — 具備雜訊消除與回波抵銷功能的高保真、近場雙向音訊參考設計

人機互動需要聲學介面，以提供全雙工免手持通訊。在免手持模式下，來自喇叭的部分遠端或近端音訊訊號會耦合至麥克風。此外，在雜訊環境中，除了可擷取有用的近端音訊訊號外，麥克風還會擷取環境雜訊。擷取的多麥克風音訊訊號會受到聲學背景雜訊及回波訊號破壞，這些訊號會大幅降低所需訊號的清晰度，並限制後續音訊處理系統的性能。此參考設計展示了雙麥克風，其用於透過立體聲 ADC 實現音訊輸入，透過低功耗 DSP 執行雜訊降低、聲音回波消除和其他音訊品質強化演算法。此設計還採用了 TI 智慧型放大器技術，可透過微型喇叭實現高品質、高 SPL 音訊輸出。
Design guide: PDF
電路圖: PDF
封裝 針腳 CAD 符號、佔位空間與 3D 模型
VQFN (RGP) 20 Ultra Librarian
適用 TI 的評估品項標準條款與條件。

訂購與品質

內含資訊：
  • RoHS
  • REACH
  • 產品標記
  • 鉛塗層/球物料
  • MSL 等級/回焊峰值
  • MTBF/FIT 估算值
  • 材料內容
  • 認證摘要
  • 進行中持續性的可靠性監測
內含資訊：
  • 晶圓廠位置
  • 組裝地點

支援與培訓

內含 TI 工程師技術支援的 TI E2E™ 論壇

以英文檢視所有論壇主題

內容係由 TI 和社群貢獻者依「現狀」提供，且不構成 TI 規範。檢視使用條款。

若有關於品質、封裝或訂購 TI 產品的問題，請參閱 TI 支援。​​​​​​​​​​​​​​

影片