SN74AUP2G14
- Available in the Texas Instruments NanoStar™ package
- Low static-power consumption (ICC = 0.9µA maximum)
- Low dynamic-power consumption (Cpd = 4.3pF typical at 3.3V)
- Low input capacitance (Ci = 1.5pF typical)
- Low noise – overshoot and undershoot <10% of VCC
- Ioff supports partial-power-down mode operation
- Wide operating VCC range of 0.8V to 3.6V
- Optimized for 3.3V operation
- 3.6V I/O tolerant to support mixed-mode signal Operation
- tpd = 4.3ns maximum at 3.3V
- Suitable for point-to-point applications
- Latch-up performance exceeds 100mA Per JESD 78, Class II
- ESD performance tested per JESD 22
- 2000V human-body model (A114-B, Class II)
- 1000V charged-device model (C101)
The AUP family is TIs premier solution to the industrys low-power needs in battery-powered portable applications. This family ensures a very low static- and dynamic-power consumption across the entire VCC range of 0.8V to 3.6V, resulting in increased battery life (see Figure 5-1). This product also maintains excellent signal integrity (see the very low undershoot and overshoot characteristics shown in Figure 5-2).
The SN74AUP2G14 contains two inverters and performs the Boolean function Y = A. The device functions as two independent inverters, but because of Schmitt action, it may have different input threshold levels for positive-going (VT+) and negative-going (VT–) signals.
NanoStar™ package technology is a major breakthrough in IC packaging concepts, using the die as the package.
This device is fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.
您可能會感興趣的類似產品
針腳對針腳的功能與所比較的裝置相同。
技術文件
| 重要文件 | 類型 | 標題 | 格式選項 | 下載最新的英文版本 | 日期 | |
|---|---|---|---|---|---|---|
| * | 資料表 | SN74AUP2G14 Low-Power Dual Schmitt-Trigger Inverter datasheet (Rev. D) | PDF | HTML | 2025/6/1 | ||
| Application brief | Understanding Schmitt Triggers (Rev. B) | PDF | HTML | 2025/4/17 |
設計與開發
如需其他條款或必要資源,請按一下下方的任何標題以檢視詳細頁面 (如有)。
5-8-LOGIC-EVM — 適用於 5 針腳至 8 針腳 DCK、DCT、DCU、DRL 和 DBV 封裝的通用邏輯評估模組
5-8-NL-LOGIC-EVM — 支援 5 至 8 針腳 DPW、DQE、DRY、DSF、DTM、DTQ 和 DTT 封裝的通用邏輯和轉譯 EVM
支援任何具 DTT、DRY、DPW、DTM、DQE、DQM、DSF 或 DTQ 封裝的邏輯或轉換裝置之通用 EVM。可實現靈活評估的電路板設計。
| 封裝 | 針腳 | CAD 符號、佔位空間與 3D 模型 |
|---|---|---|
| USON (DRY) | 6 | Ultra Librarian |
| DSBGA (YFP) | 6 | Ultra Librarian |
| X2SON (DSF) | 6 | Ultra Librarian |
| SOT-SC70 (DCK) | 6 | Ultra Librarian |