产品详情

Resolution (Bits) 12 Sample rate (Msps) 21 Gain (min) (dB) 0 Gain (max) (dB) 36 Pd (typ) (mW) 90 Operating temperature range (°C) 0 to 70 Output data format CMOS Parallel Rating Catalog
Resolution (Bits) 12 Sample rate (Msps) 21 Gain (min) (dB) 0 Gain (max) (dB) 36 Pd (typ) (mW) 90 Operating temperature range (°C) 0 to 70 Output data format CMOS Parallel Rating Catalog
TQFP (PFB) 48 81 mm² (9 mm × 9 mm)
  • 12-Bit, 21-MSPS, Analog-to-Digital Converter
  • Low Power: 70 mW Minimum Power-Down Mode: 4 mW
  • Low Input-Referred Noise: 75-dB SNR Typical at 0-dB Gain
  • Novel Optical-Black (OB) Calibration
  • Low-Aperture Delay
  • Single 3-V Supply Operation
  • DNL: <±0.5 LSB and <±1.5 LSB Typical at 0-dB Gain
  • Programmable-Gain Range: 0 dB to 36 dB, Gain Resolution of 0.05 dB/Step
  • 48-Pin TQFP Package
  • applications
    • Digital Still Camera
    • Digital Video Camera

  • 12-Bit, 21-MSPS, Analog-to-Digital Converter
  • Low Power: 70 mW Minimum Power-Down Mode: 4 mW
  • Low Input-Referred Noise: 75-dB SNR Typical at 0-dB Gain
  • Novel Optical-Black (OB) Calibration
  • Low-Aperture Delay
  • Single 3-V Supply Operation
  • DNL: <±0.5 LSB and <±1.5 LSB Typical at 0-dB Gain
  • Programmable-Gain Range: 0 dB to 36 dB, Gain Resolution of 0.05 dB/Step
  • 48-Pin TQFP Package
  • applications
    • Digital Still Camera
    • Digital Video Camera

The VSP1221 is a highly-integrated mixed-signal IC used for signal conditioning and analog-to-digital conversion at the output of a CCD array. The IC has a correlated double sampler (CDS) and an analog programmable-gain amplifier (PGA) stage followed by an analog-to-digital converter (ADC) and a digital PGA stage. The CDS is used to sample the CCD signal and is followed by the analog PGA stage. The ADC is a 12-bit, 21-MSPS pipelined ADC. The digital PGA provides further amplification.

Additionally, there is an offset calibration loop for optical-black correction. The optical-black reference level is user-programmable. The chip also has two eight-bit digital-to-analog converters (DAC) for external analog settings.

The chip has a serial port for configuring internal control registers.

The VSP1221 is available in a 48-pin TQFP package and operates from a single 3-V power supply.

The VSP1221 is a highly-integrated mixed-signal IC used for signal conditioning and analog-to-digital conversion at the output of a CCD array. The IC has a correlated double sampler (CDS) and an analog programmable-gain amplifier (PGA) stage followed by an analog-to-digital converter (ADC) and a digital PGA stage. The CDS is used to sample the CCD signal and is followed by the analog PGA stage. The ADC is a 12-bit, 21-MSPS pipelined ADC. The digital PGA provides further amplification.

Additionally, there is an offset calibration loop for optical-black correction. The optical-black reference level is user-programmable. The chip also has two eight-bit digital-to-analog converters (DAC) for external analog settings.

The chip has a serial port for configuring internal control registers.

The VSP1221 is available in a 48-pin TQFP package and operates from a single 3-V power supply.

下载 观看带字幕的视频 视频

技术文档

未找到结果。请清除搜索并重试。
查看全部 1
顶层文档 类型 标题 格式选项 下载最新的英语版本 日期
* 数据表 12-Bit, 21-MSPS, UltraLow-Power CCD Signal Processor 数据表 (Rev. B) 2014-4-16

设计与开发

如需其他信息或资源,请点击以下任一标题进入详情页面查看(如有)。

封装 引脚 CAD 符号、封装和 3D 模型
TQFP (PFB) 48 Ultra Librarian

订购和质量

支持和培训

可获得 TI 工程师技术支持的 TI E2E™ 论坛

所有内容均由 TI 和社区贡献者按“原样”提供,并不构成 TI 规范。请参阅使用条款

如果您对质量、包装或订购 TI 产品有疑问,请参阅 TI 支持。​​​​​​​​​​​​​​

视频