SN74LVC1G373
- Available in the Texas Instruments
NanoFree™ Package - Supports 5-V VCC Operation
- Inputs Accept Voltages to 5.5 V
- Provides Down Translation to VCC
- Max tpd of 4 ns at 3.3 V
- Low Power Consumption: 10-µA
Maximum ICC - ±24-mA Output Drive at 3.3 V
- Ioff Supports Partial-Power-Down Mode and Back Drive Protection
- Latch-Up Performance Exceeds 100 mA
Per JESD 78, Class II
The SN74LVC1G373 device is a single D-type latch designed for 1.65-V to 5.5-V VCC operation.
This device is particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers. While the latch-enable (LE) input is high, the Q outputs follow the data (D) inputs. When LE is taken low, the Q outputs are latched at the logic levels set up at the D inputs.
NanoFree™ package technology is a major breakthrough in IC packaging concepts, using the die as the package.
OE does not affect the internal operations of the latch. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.
技术文档
未找到结果。请清除搜索并重试。
查看全部 2
| 顶层文档 | 类型 | 标题 | 格式选项 | 下载最新的英语版本 | 日期 | |
|---|---|---|---|---|---|---|
| * | 数据表 | SN74LVC1G373 Single D-Type Latch With 3-State Output 数据表 (Rev. F) | PDF | HTML | 2017-5-3 | ||
| 应用手册 | Power-Up Behavior of Clocked Devices (Rev. B) | PDF | HTML | 2022-12-15 |
设计与开发
如需其他信息或资源,请点击以下任一标题进入详情页面查看(如有)。
评估板
5-8-LOGIC-EVM — 支持 5 至 8 引脚 DCK、DCT、DCU、DRL 和 DBV 封装的通用逻辑评估模块
灵活的 EVM 设计用于支持具有 5 至 8 引脚数且采用 DCK、DCT、DCU、DRL 或 DBV 封装的任何器件。
用户指南:
PDF
| 封装 | 引脚 | CAD 符号、封装和 3D 模型 |
|---|---|---|
| SOT-SC70 (DCK) | 6 | Ultra Librarian |
| SOT-23 (DBV) | 6 | Ultra Librarian |
| DSBGA (YZP) | 6 | Ultra Librarian |