SN74LS595

正在供货

具有输出寄存器的串行输入移位寄存器

产品详情

Configuration Serial-in, Parallel-out Bits (#) 8 Technology family LS Input type Bipolar Output type Push-Pull Clock frequency (MHz) 25 IOL (max) (mA) 24 IOH (max) (mA) -2.6 Supply current (max) (µA) 65000 Features High speed (tpd 10-50ns), Output register Operating temperature range (°C) 0 to 70 Rating Catalog
Configuration Serial-in, Parallel-out Bits (#) 8 Technology family LS Input type Bipolar Output type Push-Pull Clock frequency (MHz) 25 IOL (max) (mA) 24 IOH (max) (mA) -2.6 Supply current (max) (µA) 65000 Features High speed (tpd 10-50ns), Output register Operating temperature range (°C) 0 to 70 Rating Catalog
PDIP (N) 16 181.42 mm² (19.3 mm × 9.4 mm) SOIC (D) 16 59.4 mm² (9.9 mm × 6 mm)
  • 8-Bit Serial-In, Parallel-Out Shift Registers with Storage
  • Choice of 3-State ('LS595) or Open-Collector ('LS596) Parallel Outputs
  • Shift Register Has Direct Clear
  • Accurate Shift Frequency:DC to 20 MHz

 

  • 8-Bit Serial-In, Parallel-Out Shift Registers with Storage
  • Choice of 3-State ('LS595) or Open-Collector ('LS596) Parallel Outputs
  • Shift Register Has Direct Clear
  • Accurate Shift Frequency:DC to 20 MHz

 

These devices each contain an 8-bit serial-in, parallel-out shift register that feeds an 8-bit D-type storage register. The storage register has parallel 3-state ('LS595) or open-collector ('LS596) outputs. Separate clocks are provided for both the shift register and the storage register. The shift register has a direct-overriding clear, serial input, and serial output pins for cascading.

Both the shift register and storage register clocks are positive-edge triggered. If the user wishes to connect both clocks together, the shift register state will always be one clock pulse ahead of the storage register.

 

These devices each contain an 8-bit serial-in, parallel-out shift register that feeds an 8-bit D-type storage register. The storage register has parallel 3-state ('LS595) or open-collector ('LS596) outputs. Separate clocks are provided for both the shift register and the storage register. The shift register has a direct-overriding clear, serial input, and serial output pins for cascading.

Both the shift register and storage register clocks are positive-edge triggered. If the user wishes to connect both clocks together, the shift register state will always be one clock pulse ahead of the storage register.

 

下载

您可能感兴趣的相似产品

open-in-new 比较替代产品
功能与比较器件相同且具有相同引脚。
SN74HC595 正在供货 具有三态输出寄存器的 8 位移位寄存器 Voltage range 2V to 6V, average propagation delay 20ns, average drive strength 8mA

技术文档

未找到结果。请清除搜索并重试。
查看全部 1
顶层文档 类型 标题 格式选项 下载最新的英语版本 日期
* 数据表 8-Bit Shift Registers With Output Latches 数据表 1988-3-1

订购和质量

支持和培训