SN74LS31
- Delay Elements for Generating Delay Lines
- Inverting and Non-inverting Elements
- Buffer NAND Elements Rated at IOL of 12/24 mA
- PNP Inputs Reduce Fan-In (IIL = -0.2 mA MAX)
- Worst Case MIN/MAX Delays Guaranteed Across Temperature and VCC Ranges
These 'LS31 delay elements are intended to provide well-defined delays across both temperature and VCC ranges. Used in cascade, a limitless range of delay gating is possible.
All inputs are PNP with IIL MAX of -0.2 mA. Gates 1, 2, 5, and 6 have standard Low-Power Schottky output sink current capability of 4 and 8 mA IOL. Buffers 3 and 4 are rated at 12 and 24 mA.
The SN54LS31 is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74LS31 is characterized for operation from 0°C to 70°C.
技术文档
未找到结果。请清除搜索并重试。
查看全部 1
| 顶层文档 | 类型 | 标题 | 格式选项 | 下载最新的英语版本 | 日期 | |
|---|---|---|---|---|---|---|
| * | 数据表 | Delay Elements 数据表 | 1988-3-1 |