SN74HCS72

正在供货

具有清零和预置端的施密特触发输入双路负边沿触发式 D 型触发器

立即订购

数据表

document-pdfAcrobat SN74HCS72 Schmitt-Trigger Input Dual D-Type Negative-Edge-Triggered Flip-Flops With Clear and Preset 数据表 (Rev. A) (英语) PDF | HTML

SN74HCS72

正在供货

立即订购

产品详情

Number of channels

2

Technology family

HCS

Input type

Schmitt-Trigger

Output type

Push-Pull

Clock frequency (max) (MHz)

45

IOL (max) (mA)

7.8

IOH (max) (mA)

-7.8

Supply current (max) (µA)

2

Features

Balanced outputs, High speed (tpd 10-50ns), Positive input clamp diode

Operating temperature range (°C)

-40 to 125

Rating

Catalog

Number of channels

2

Technology family

HCS

Input type

Schmitt-Trigger

Output type

Push-Pull

Clock frequency (max) (MHz)

45

IOL (max) (mA)

7.8

IOH (max) (mA)

-7.8

Supply current (max) (µA)

2

Features

Balanced outputs, High speed (tpd 10-50ns), Positive input clamp diode

Operating temperature range (°C)

-40 to 125

Rating

Catalog

SOIC (D)

14

51.9 mm² (8.65 mm × 6 mm)

TSSOP (PW)

14

32 mm² (5 mm × 6.4 mm)

Wide operating voltage range: 2 V to 6 V
Schmitt-trigger inputs allow for slow or noisy input signals
Low power consumption
- Typical I_CC of 100 nA
- Typical input leakage current of ±100 nA
±7.8-mA output drive at 5 V
Extended ambient temperature range: –40°C to +125°C, T_A

Wide operating voltage range: 2 V to 6 V
Schmitt-trigger inputs allow for slow or noisy input signals
Low power consumption
- Typical I_CC of 100 nA
- Typical input leakage current of ±100 nA
±7.8-mA output drive at 5 V
Extended ambient temperature range: –40°C to +125°C, T_A

This device contains two independent D-type negative-edge-triggered flip-flops. All inputs include Schmitt-triggers, allowing for slow or noisy input signals. A low level at the preset (PRE) input sets the output high. A low level at the clear (CLR) input resets the output low. Preset and clear functions are asynchronous and not dependent on the levels of the other inputs. When PRE and CLR are inactive (high), data at the data (D) input meeting the setup time requirements is transferred to the outputs (Q, Q) on the negative-going edge of the clock (CLK) pulse. Following the hold-time interval, data at the data (D) input can be changed without affecting the levels at the outputs (Q, Q).