SN74AVCB164245
- Member of the Texas Instruments Widebus™ Family
- DOC™ Circuitry Dynamically Changes Output Impedance, Resulting in Noise Reduction Without Speed Degradation
- Dynamic Drive Capability Is Equivalent to Standard Outputs With IOH and IOL of ±24 mA at 2.5-V VCC
- Control Inputs VIH/VIL Levels Are Referenced to VCCB Voltage
- If Either VCC Input Is at GND, Both Ports Are in the High-Impedance State
- Overvoltage-Tolerant Inputs/Outputs Allow Mixed-Voltage-Mode Data Communications
- Ioff Supports Partial-Power-Down Mode Operation
- Fully Configurable Dual-Rail Design Allows Each Port to Operate Over Full 1.4-V to 3.6-V Power-Supply Range
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Protection Exceeds JESD 22
- 2000-V Human-Body Model (A114-A)
- 200-V Machine Model (A115-A)
- 1000-V Charged-Device Model (C101)
Widebus, DOC are trademarks of Texas Instruments.
This 16-bit (dual-octal) noninverting bus transceiver uses two separate configurable power-supply rails. The A port is designed to track VCCA. VCCA accepts any supply voltage from 1.4 V to 3.6 V. The B port is designed to track VCCB. VCCB accepts any supply voltage from 1.4 V to 3.6 V. This allows for universal low-voltage bidirectional translation between any of the 1.5-V, 1.8-V, 2.5-V, and 3.3-V voltage nodes.
The SN74AVCB164245 is designed for asynchronous communication between data buses. The device transmits data from the A bus to the B bus or from the B bus to the A bus, depending on the logic level at the direction-control (DIR) input. The output-enable (OE) input can be used to disable the outputs so the buses are effectively isolated.
The SN74AVCB164245 is designed so that the control pins (1DIR, 2DIR, 1OE, and 2OE) are supplied by VCCB.
To ensure the high-impedance state during power up or power down, OE should be tied to VCCB through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.
This device is fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down. If either VCC input is at GND, both ports are in the high-impedance state.
技术文档
| 顶层文档 | 类型 | 标题 | 格式选项 | 下载最新的英语版本 | 日期 | |
|---|---|---|---|---|---|---|
| * | 数据表 | SN74AVCB164245 数据表 (Rev. D) | 2005-5-31 | |||
| 应用手册 | 原理图检查清单 - 使用自动双向转换器进行设计的指南 | PDF | HTML | 英语版 | PDF | HTML | 2024-12-3 | |
| 应用手册 | 原理图检查清单 - 使用固定或方向控制转换器进行设计的指南 | PDF | HTML | 英语版 | PDF | HTML | 2024-10-3 | |
| 应用手册 | Understanding Transient Drive Strength vs. DC Drive Strength in Level-Shifters (Rev. A) | PDF | HTML | 2024-7-3 | |||
| 选择指南 | Voltage Translation Buying Guide (Rev. A) | 2021-4-15 | ||||
| 应用手册 | Voltage Translation Between 3.3-V, 2.5-V, 1.8-V, and 1.5-V Logic Standards (Rev. B) | 2015-4-30 |
设计与开发
如需其他信息或资源，请点击以下任一标题进入详情页面查看（如有）。
EVMK2GX — 66AK2Gx 1GHz 评估模块
EVMK2GX（也称为“K2G”）1GHz 评估模块 (EVM) 支持开发人员立即开始评估 66AK2Gx 处理器系列，并且加速开发音频、工业电机控制、智能电网保护和其他高可靠性实时计算密集型应用。66AK2Gx 与基于 KeyStone 的现有 SoC 器件类似，支持 DSP 和 Arm® 内核控制系统中的所有内存和外设。此架构有助于更大限度地提高软件灵活性，并可以在其中实现以 DSP 或 Arm 为中心的系统设计。
该 EVM 由 Linux 和 TI-RTOS 操作系统的处理器 SDK 支持，且具有 USB、PCIe 和千兆位以太网等关键外设。它包含板管理控制器、SD 卡插槽和板载 (...)
| 封装 | 引脚 | CAD 符号、封装和 3D 模型 |
|---|---|---|
| TVSOP (DGV) | 48 | Ultra Librarian |
| TSSOP (DGG) | 48 | Ultra Librarian |