SN74AUP1T17
- Single-Supply Voltage Translator
- Output Level Up to Supply VCC CMOS Level
- 1.8 V to 3.3 V (at VCC = 3.3 V)
- 2.5 V to 3.3 V (at VCC = 3.3 V)
- 1.8 V to 2.5 V (at VCC = 2.5 V)
- 3.3 V to 2.5 V (at VCC = 2.5 V
- Schmitt-Trigger Inputs Reject Input Noise and
Provide Better Output Signal Integrity - Ioff Supports Partial Power Down (VCC = 0 V)
- Very Low Static Power Consumption:
0.1 µA - Very Low Dynamic Power Consumption:
0.9 µA - Latch-Up Performance Exceeds 100 mA Per
JESD 78, Class II - Pb-Free Packages Available: SC-70 (DCK)
2 × 2.1 × 0.65 mm (Height 1.1 mm) - More Gate Options Available at
www.ti.com/littlelogic - ESD Performance Tested Per JESD 22
- 2000-V Human Body Model
(A114-B, Class II) - 1000-V Charged-Device Model (C101)
- 2000-V Human Body Model
- APPLICATIONS
- AV Receivers
- Audio Dock: Portable
- Blu-ray Players and Home Theaters
- MP3 Players and Recorders
- Personal Digital Assistant (PDA)
- Power: Telecom/Server AC/DC Supply: Single
Controller: Analog and Digital - Solid State Drive (SSD): Client and Enterprise
- TV: LCD/Digital and High-Definition (HDTV)
- Tablet: Enterprise
- Video Analytics: Servers
- Wireless Headsets, Keyboards, and Mice
All other trademarks are the property of their respective owners
The SN74AUP1T17 performs the Boolean function Y = A with designation for logic-level translation applications with output referenced to supply VCC.
AUP technology is the industry–s lowest-power logic technology designed for use in extending battery-life in operating. All input levels that accept 1.8-V LVCMOS signals, while operating from either a single 3.3-V or 2.5-V VCC supply. This product also maintains excellent signal integrity.
The wide VCC range of 2.3 V to 3.6 V allows the possibility of switching output level to connect to external controllers or processors.
Schmitt-trigger inputs (ΔVT = 210 mV between positive and negative input transitions) offer improved noise immunity during switching transitions, which is especially useful on analog mixed-mode designs. Schmitt-trigger inputs reject input noise, ensure integrity of output signals, and allow for slow input signal transition.
Ioff is a feature that allows for powered-down conditions (VCC = 0 V) and is important in portable and mobile applications. When VCC = 0 V, signals in the range from 0 V to 3.6 V can be applied to the inputs and outputs of the device. No damage occurs to the device under these conditions.
The SN74AUP1T17 is designed with optimized current-drive capability of 4 mA to reduce line reflections, overshoot, and undershoot caused by high-drive outputs.
技术文档
| 顶层文档 | 类型 | 标题 | 格式选项 | 下载最新的英语版本 | 日期 | |
|---|---|---|---|---|---|---|
| * | 数据表 | SN74AUP1T17 Low Power, 1.8/2.5/3.3-V Input, 3.3-V CMOS Output, Single Schmitt-Trigger Buffer Gate 数据表 (Rev. A) | PDF | HTML | 2015-6-30 | ||
| 应用简报 | 了解施密特触发器 (Rev. B) | PDF | HTML | 英语版 (Rev.B) | PDF | HTML | 2025-5-5 | |
| 应用手册 | 原理图检查清单 - 使用自动双向转换器进行设计的指南 | PDF | HTML | 英语版 | PDF | HTML | 2024-12-3 | |
| 应用手册 | 原理图检查清单 - 使用固定或方向控制转换器进行设计的指南 | PDF | HTML | 英语版 | PDF | HTML | 2024-10-3 | |
| 应用手册 | Understanding Transient Drive Strength vs. DC Drive Strength in Level-Shifters (Rev. A) | PDF | HTML | 2024-7-3 | |||
| 选择指南 | Voltage Translation Buying Guide (Rev. A) | 2021-4-15 |
设计与开发
如需其他信息或资源，请点击以下任一标题进入详情页面查看（如有）。
5-8-LOGIC-EVM — 支持 5 至 8 引脚 DCK、DCT、DCU、DRL 和 DBV 封装的通用逻辑评估模块
TIDA-00268 — Thunderbolt™ 单端口外设参考设计
TI Thunderbolt™ 单端口外设参考设计针对带宽为 20Gbps 的 Thunderbolt 2 系统进行了优化。该设计采用 TPS65980 电源管理单元，与分立器件方案相比，可将 BOM 成本降低多达 50%，并减少约 40% 的芯片面积。该设计已通过英特尔的测试和认证，适用于自供电和总线供电的单端口 Thunderbolt 系统。
| 封装 | 引脚 | CAD 符号、封装和 3D 模型 |
|---|---|---|
| SOT-SC70 (DCK) | 5 | Ultra Librarian |