主页 逻辑和电压转换 专用逻辑 IC
主页
逻辑和电压转换
专用逻辑 IC

SN74ACT1073

正在供货

具有总线保持功能的 16 位总线终端网络

立即订购
数据表

SN74ACT1073

正在供货
立即订购

产品详情

Technology family ACT Bits (#) 16 Rating Catalog Operating temperature range (°C) -40 to 85
Technology family ACT Bits (#) 16 Rating Catalog Operating temperature range (°C) -40 to 85
SOP (NS) 20 98.28 mm² (12.6 mm × 7.8 mm) SOIC (DW) 20 131.84 mm² (12.8 mm × 10.3 mm)
  • Designed to Ensure Defined Voltage Levels on Floating Bus Lines in CMOS Systems
  • 4.5-V to 5.5-V VCC Operation
  • Inputs Accept Voltages to 5.5 V
  • Reduces Undershoot and Overshoot Caused By Line Reflections
  • Repetitive Peak Forward Current ...IFRM = 100 mA
  • Inputs Are TTL-Voltage Compatible
  • Low Power Consumption (Like CMOS)
  • Center-Pin VCC and GND Configuration Minimizes High-Speed Switching Noise
  • ESD Protection Exceeds JESD 22
    • 2000-V Human-Body Model (A114-A)
    • 200-V Machine Model (A115-A)
  • Designed to Ensure Defined Voltage Levels on Floating Bus Lines in CMOS Systems
  • 4.5-V to 5.5-V VCC Operation
  • Inputs Accept Voltages to 5.5 V
  • Reduces Undershoot and Overshoot Caused By Line Reflections
  • Repetitive Peak Forward Current ...IFRM = 100 mA
  • Inputs Are TTL-Voltage Compatible
  • Low Power Consumption (Like CMOS)
  • Center-Pin VCC and GND Configuration Minimizes High-Speed Switching Noise
  • ESD Protection Exceeds JESD 22
    • 2000-V Human-Body Model (A114-A)
    • 200-V Machine Model (A115-A)

This device is designed to terminate bus lines in CMOS systems. The integrated low-impedance diodes clamp the voltage of undershoots and overshoots caused by line reflections and ensure signal integrity. The device also contains a bus-hold function that consists of a CMOS-buffer stage with a high-resistance feedback path between its output and its input. The SN74ACT1073 prevents bus lines from floating without using pullup or pulldown resistors.

The high-impedance inputs of these internal buffers are connected to the input terminals of the device. The feedback path on each internal buffer stage keeps a bus line tied to the bus holder at the last valid logic state generated by an active driver before the bus switches to the high-impedance state.

This device is designed to terminate bus lines in CMOS systems. The integrated low-impedance diodes clamp the voltage of undershoots and overshoots caused by line reflections and ensure signal integrity. The device also contains a bus-hold function that consists of a CMOS-buffer stage with a high-resistance feedback path between its output and its input. The SN74ACT1073 prevents bus lines from floating without using pullup or pulldown resistors.

The high-impedance inputs of these internal buffers are connected to the input terminals of the device. The feedback path on each internal buffer stage keeps a bus line tied to the bus holder at the last valid logic state generated by an active driver before the bus switches to the high-impedance state.
filter 查找其他 专用逻辑 IC
下载

技术文档

未找到结果。请清除搜索并重试。
查看全部 1
顶层文档 类型 标题 格式选项 下载最新的英语版本 日期
* 数据表 SN74ACT1073 数据表 (Rev. A) 2002-11-1

订购和质量

支持和培训