SN54HC42
- Wide Operating Voltage Range of 2 V to 6 V
- Outputs Can Drive Up To 10 LSTTL Loads
- Low Power Consumption, 80-µA Max ICC
- Typical tpd = 14 ns
- ±4-mA Output Drive at 5 V
- Low Input Current of 1 µA Max
- Full Decoding of Input Logic
- All Outputs Are High for Invalid BCD Conditions
- Also for Applications as 3-Line to 8-Line Decoders
These decimal decoders consist of eight inverters and ten 4-input NAND gates. The inverters are connected in pairs to make BCD input data available for decoding by the NAND gates. Full decoding of valid input logic ensures that all inputs remain off for all invalid input conditions.
技术文档
未找到结果。请清除搜索并重试。
查看全部 2
| 顶层文档 | 类型 | 标题 | 格式选项 | 下载最新的英语版本 | 日期 | |
|---|---|---|---|---|---|---|
| * | 数据表 | SN54HC42, SN74HC42 数据表 (Rev. D) | 2003-9-26 | |||
| * | SMD | SN54HC42 SMD 5962-86821 | 2016-6-21 |