SN54ABT245A
- Typical VOLP (Output Ground Bounce)
<1 V at VCC = 5 V, TA = 25°C - Ioff and Power-Up 3-State Support Hot Insertion
- High-Drive Outputs (32-mA IOH, 64-mA IOL)
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD 17
- ESD Protection Exceeds JESD 22
- 2000-V Human-Body Model (A114-A)
- 200-V Machine Model (A115-A)
These octal bus transceivers are designed for asynchronous communication between data buses. The devices transmit data from the A bus to the B bus or from the B bus to the A bus, depending on the logic level at the direction-control (DIR) input. The output-enable (OE)\ input can be used to disable the device so the buses are effectively isolated.
To ensure the high-impedance state during power up or power down, OE\ should be tied to VCC through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.
This device is fully specified for hot-insertion applications using Ioff and power-up 3-state. The Ioff circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down. The power-up 3-state circuitry places the outputs in the high-impedance state during power up and power down, which prevents driver conflict.
技术文档
| 顶层文档 | 类型 | 标题 | 格式选项 | 下载最新的英语版本 | 日期 | |
|---|---|---|---|---|---|---|
| * | 数据表 | SN54ABT245A, SN74ABT245B 数据表 (Rev. L) | 2005-4-6 | |||
| * | SMD | SN54ABT245A SMD 5962-92148 | 2016-6-21 |
设计与开发
如需其他信息或资源,请点击以下任一标题进入详情页面查看(如有)。
| 封装 | 引脚 | CAD 符号、封装和 3D 模型 |
|---|---|---|
| LCCC (FK) | 20 | Ultra Librarian |
| CDIP (J) | 20 | Ultra Librarian |
| CFP (W) | 20 | Ultra Librarian |