产品详情

Bits (#) 8 Data rate (max) (Mbps) 2 Topology Open drain, Push-Pull Output drive capability (max) (mA) 48000 Vin (min) (V) 4.5 Vin (max) (V) 5.5 Applications GTL Features Single supply Technology family TTL Supply current (max) (mA) 120 Rating Catalog Operating temperature range (°C) 0 to 70
Bits (#) 8 Data rate (max) (Mbps) 2 Topology Open drain, Push-Pull Output drive capability (max) (mA) 48000 Vin (min) (V) 4.5 Vin (max) (V) 5.5 Applications GTL Features Single supply Technology family TTL Supply current (max) (mA) 120 Rating Catalog Operating temperature range (°C) 0 to 70
SOIC (DW) 24 159.65 mm² (15.5 mm × 10.3 mm)
  • 10KH Compatible
  • ECL and TTL Control Inputs
  • Noninverting Outputs
  • Flow-Through Architecture Optimizes PCB Layout
  • Center Pin VCC, VEE, and GND Configurations Minimize High-Speed Switching Noise
  • Package Options Include "Small Outline" Packages and Standard Plastic 300-mil DIPs

  • 10KH Compatible
  • ECL and TTL Control Inputs
  • Noninverting Outputs
  • Flow-Through Architecture Optimizes PCB Layout
  • Center Pin VCC, VEE, and GND Configurations Minimize High-Speed Switching Noise
  • Package Options Include "Small Outline" Packages and Standard Plastic 300-mil DIPs

This octal ECL-to-TTL translator is designed to provide a efficient translation between a 10KH ECL signal environment and a TTL signal environment. This device is designed specifically to improve the performance and density of ECL-to-TTL CPU/bus-oriented functions such as memory-address drivers, clock drivers, and bus-oriented receivers and transmitters.

Two output-enable pins, OE1 and OE2, are provided. These control inputs are ANDed together with OE1 being ECL compatible and OE2 being TTL compatible. This offers the choice of controlling the outputs of the device from either a TTL or ECL signal environment.

The SN10KHT5541 is characterized for operation from 0°C to 75°C.

This octal ECL-to-TTL translator is designed to provide a efficient translation between a 10KH ECL signal environment and a TTL signal environment. This device is designed specifically to improve the performance and density of ECL-to-TTL CPU/bus-oriented functions such as memory-address drivers, clock drivers, and bus-oriented receivers and transmitters.

Two output-enable pins, OE1 and OE2, are provided. These control inputs are ANDed together with OE1 being ECL compatible and OE2 being TTL compatible. This offers the choice of controlling the outputs of the device from either a TTL or ECL signal environment.

The SN10KHT5541 is characterized for operation from 0°C to 75°C.

下载

您可能感兴趣的相似产品

open-in-new 比较替代产品
功能与比较器件相似。
SN65ELT21 正在供货 5V PECL 至 TTL 转换器 PECL to TTL translator with low propagation delay.

技术文档

未找到结果。请清除搜索并重试。
查看全部 1
顶层文档 类型 标题 格式选项 下载最新的英语版本 日期
* 数据表 Octal ECL-to-TTL Translator With 3-State Outputs 数据表 (Rev. A) 1990-10-1

订购和质量

支持和培训

可获得 TI 工程师技术支持的 TI E2E™ 论坛

所有内容均由 TI 和社区贡献者按“原样”提供,并不构成 TI 规范。请参阅使用条款

如果您对质量、包装或订购 TI 产品有疑问,请参阅 TI 支持。​​​​​​​​​​​​​​