产品详情

Resolution (Bits) 10 Number of channels 6 Sample rate (Msps) 70 Gain (min) (dB) 0 Gain (max) (dB) 26 Pd (typ) (mW) 1020 Operating temperature range (°C) 0 to 70 Output data format LVDS Rating Catalog
Resolution (Bits) 10 Number of channels 6 Sample rate (Msps) 70 Gain (min) (dB) 0 Gain (max) (dB) 26 Pd (typ) (mW) 1020 Operating temperature range (°C) 0 to 70 Output data format LVDS Rating Catalog
TQFP (PFC) 80 196 mm² (14 mm × 14 mm)
  • 3.3 V Single Supply Operation
  • CDS or S/H Processing
  • 35 MHz Channel Rate
  • Enhanced ESD Protection on Timing, Control and LVDS Pins
  • Low Power CMOS Design
  • 12 Terminal to 16 Terminal (Selectable) LVDS Serialized Data Output
  • 4–Wire Serial Interface
  • 2 Channel Symmetrical Architecture
  • Independent Gain and Offset Correction for Each Channel
  • Digital Black Level Calibration for Each Channel
  • Digital White Level Calibration for Each Channel
  • Programmable Input Clamp
  • Key Specifications
    • Maximum Input Level:
      • 1.2 Vp–p (CDS Gain = 1.0)
      • 0.58 Vp–p (CDS Gain = 2.1)
    • Input Sample Rate:
      • 5 to 35 MSPS – 6ch mode
      • 10 to 35 MSPS – 3ch mode
    • PGA Gain Range: 1x to 10x (0 to 20 dB)
    • CDS/SH Gain Settings: 1x or 2.1x
    • Total Channel Gain: 1x to 21x (0 to 26 dB)
    • PGA Gain Resolution: 8 bits – Analog
    • ADC Resolution: 10 bits
    • ADC Sampling Rate: 10 to 70 MSPS
    • SNR: 68.5 dB (Gain = 1x)
    • Offset DAC Range:
      • ±111 mV or ±59.5 mV – FDAC
      • ±281 mV – CDAC
    • Offset DAC Resolution:
      • ±10 bits – FDAC
      • ±4 bits – CDAC
    • Supply Voltage: 3.0 V to 3.6 V
    • Power Dissipation: 1.02 W (typical)
  • 3.3 V Single Supply Operation
  • CDS or S/H Processing
  • 35 MHz Channel Rate
  • Enhanced ESD Protection on Timing, Control and LVDS Pins
  • Low Power CMOS Design
  • 12 Terminal to 16 Terminal (Selectable) LVDS Serialized Data Output
  • 4–Wire Serial Interface
  • 2 Channel Symmetrical Architecture
  • Independent Gain and Offset Correction for Each Channel
  • Digital Black Level Calibration for Each Channel
  • Digital White Level Calibration for Each Channel
  • Programmable Input Clamp
  • Key Specifications
    • Maximum Input Level:
      • 1.2 Vp–p (CDS Gain = 1.0)
      • 0.58 Vp–p (CDS Gain = 2.1)
    • Input Sample Rate:
      • 5 to 35 MSPS – 6ch mode
      • 10 to 35 MSPS – 3ch mode
    • PGA Gain Range: 1x to 10x (0 to 20 dB)
    • CDS/SH Gain Settings: 1x or 2.1x
    • Total Channel Gain: 1x to 21x (0 to 26 dB)
    • PGA Gain Resolution: 8 bits – Analog
    • ADC Resolution: 10 bits
    • ADC Sampling Rate: 10 to 70 MSPS
    • SNR: 68.5 dB (Gain = 1x)
    • Offset DAC Range:
      • ±111 mV or ±59.5 mV – FDAC
      • ±281 mV – CDAC
    • Offset DAC Resolution:
      • ±10 bits – FDAC
      • ±4 bits – CDAC
    • Supply Voltage: 3.0 V to 3.6 V
    • Power Dissipation: 1.02 W (typical)

The LM98620 is a fully integrated, 10–Bit, 70 MSPS signal processing solution for high performance digital color copiers, scanners, and other image processing applications. High-speed signal throughput is achieved with an innovative six channel architecture utilizing Correlated Double Sampling (CDS), or Sample and Hold (SH) type sampling. Gain settings of 1x or 2x are available in the CDS/SH input stage. Each channel has a dedicated 1x to 10x (8 bit) PGA that allows accurate gain adjustment. The Digital White Level auto calibration loop can automatically set the PGA value to achieve a selected white target level. Each channel also has a ±4 bit coarse and ±10 bit fine analog offset correction DAC that allows offset correction before the sample-and-hold amplifier. These correction values can be controlled by an automated Digital Black Level correction loop. The PGA and offset DACs for each channel are programmed independently allowing unique values of gain and offset for each of the six channels. A 2-to-1 multiplexing scheme routes the signals to three 70 MHz high performance ADCs. The fully differential processing channels achieve exceptional noise immunity, having a very low noise floor of –68.5dB. The 10 bit analog-to-digital converters have excellent dynamic performance, making the LM98620 transparent in the image reproduction chain.

The LM98620 is a fully integrated, 10–Bit, 70 MSPS signal processing solution for high performance digital color copiers, scanners, and other image processing applications. High-speed signal throughput is achieved with an innovative six channel architecture utilizing Correlated Double Sampling (CDS), or Sample and Hold (SH) type sampling. Gain settings of 1x or 2x are available in the CDS/SH input stage. Each channel has a dedicated 1x to 10x (8 bit) PGA that allows accurate gain adjustment. The Digital White Level auto calibration loop can automatically set the PGA value to achieve a selected white target level. Each channel also has a ±4 bit coarse and ±10 bit fine analog offset correction DAC that allows offset correction before the sample-and-hold amplifier. These correction values can be controlled by an automated Digital Black Level correction loop. The PGA and offset DACs for each channel are programmed independently allowing unique values of gain and offset for each of the six channels. A 2-to-1 multiplexing scheme routes the signals to three 70 MHz high performance ADCs. The fully differential processing channels achieve exceptional noise immunity, having a very low noise floor of –68.5dB. The 10 bit analog-to-digital converters have excellent dynamic performance, making the LM98620 transparent in the image reproduction chain.

下载 观看带字幕的视频 视频

技术文档

未找到结果。请清除搜索并重试。
查看全部 1
顶层文档 类型 标题 格式选项 下载最新的英语版本 日期
* 数据表 LM98620 具有 LVDS 输出的 10 位 70 MSPS 6 通道图像信号处理器 数据表 (Rev. C) 2014-5-14

设计与开发

如需其他信息或资源,请点击以下任一标题进入详情页面查看(如有)。

仿真模型

LM98620 IBIS Model

SNAM025.ZIP (17 KB) - IBIS 模型
支持的产品和硬件
封装 引脚 CAD 符号、封装和 3D 模型
TQFP (PFC) 80 Ultra Librarian

订购和质量

推荐产品可能包含与 TI 此产品相关的参数、评估模块或参考设计。

支持和培训

可获得 TI 工程师技术支持的 TI E2E™ 论坛

所有内容均由 TI 和社区贡献者按“原样”提供,并不构成 TI 规范。请参阅使用条款

如果您对质量、包装或订购 TI 产品有疑问,请参阅 TI 支持。​​​​​​​​​​​​​​

视频