DAC5675A-SP
- QMLV (QML Class V) MIL-PRF-38535 Qualified, SMD 5962-07204
- 5962-0720401VXC – Qualified over the Military Temperature Range (–55°C to 125°C)
- 5962-0720402VXC – Qualified over Reduced Temperature Range (–55°C to 115°C) for Improved Dynamic Performance
- High-Performance 52-Pin Ceramic Quad Flat Pack (HFG)
- 400-MSPS Update Rate
- LVDS-Compatible Input Interface
- Spurious-Free Dynamic Range (SFDR) to Nyquist
- 69 dBc at 70 MHz IF, 400 MSPS
- W-CDMA Adjacent Channel Power Ratio (ACPR)
- 73 dBc at 30.72 MHz IF, 122.88 MSPS
- 71 dBc at 61.44 MHz IF, 245.76 MSPS
- Differential Scalable Current Outputs: 2 to 20 mA
- On-Chip 1.2-V Reference
- Single 3.3-V Supply Operation
- Power Dissipation: 660 mW at ƒCLK = 400 MSPS, ƒOUT = 20 MHz
- APPLICATIONS
- Radiation Hardened Digital to Analog (DAC) Applications
- Space Satellite RF Data Transmission
- Cellular Base Transceiver Station Transmit Channel:
- CDMA: WCDMA, CDMA2000, IS-95
- TDMA: GSM, IS-136, EDGE/GPRS
- Supports Single-Carrier and Multicarrier Applications
- Engineering Evaluation (/EM) Samples are Available(1)
(1) These units are intended for engineering evaluation only. They are processed to a non-compliant flow (for example, no burn-in) and are tested to temperature rating of 25°C only. These units are not suitable for qualification, production, radiation testing or flight use. Parts are not warranted for performance on full MIL specified temperature range of –55°C to 125°C or operating life.
All other trademarks are the property of their respective owners
The DAC5675A-SP is a radiation-tolerant, 14-bit resolution high-speed digital-to-analog converter (DAC) primarily suited for space satellite applications. The DAC5675A-SP is designed for high-speed digital data transmission in wired and wireless communication systems, high-frequency direct digital synthesis (DDS), and waveform reconstruction in test and measurement applications. The DAC5675A-SP has excellent SFDR at high intermediate frequencies, which makes it well suited for multicarrier transmission in TDMA and CDMA based cellular base transceiver stations (BTSs).
The DAC5675A-SP operates from a single supply voltage of 3.3 V. Power dissipation is 660 mW at ƒCLK = 400 MSPS, ƒOUT = 70 MHz. The DAC5675A-SP provides a nominal full-scale differential current output of 20 mA, supporting both single-ended and differential applications. The output current can be directly fed to the load with no additional external output buffer required. The output is referred to the analog supply voltage AVDD.
The DAC5675A-SP includes a low-voltage differential signaling (LVDS) interface for high-speed digital data input. LVDS features a low differential voltage swing with a low constant power consumption across frequency, allowing for high-speed data transmission with low noise levels (low electromagnetic interference (EMI)).
LVDS is typically implemented in low-voltage digital CMOS processes, making it the ideal technology for high-speed interfacing between the DAC5675A-SP and high-speed low-voltage CMOS ASICs or FPGAs.
The DAC5675A-SP current-source-array architecture supports update rates of up to 400 MSPS. On-chip edge-triggered input latches provide for minimum setup and hold times, thereby relaxing interface timing.
The DAC5675A-SP is specifically designed for a differential transformer-coupled output with a 50-Ω doubly-terminated load. With the 20-mA full-scale output current, both a 4:1 impedance ratio (resulting in an output power of 4 dBm) and 1:1 impedance ratio transformer (–2 dBm) is supported. The last configuration is preferred for optimum performance at high output frequencies and update rates. The outputs are terminated to AVDD and have voltage compliance ranges from AVDD – 1 to AVDD + 0.3 V.
An accurate on-chip 1.2-V temperature-compensated bandgap reference and control amplifier allows the user to adjust this output current from 20 to 2 mA. This provides 20-dB gain range control capabilities. Alternatively, an external reference voltage may be applied. The DAC5675A-SP features a SLEEP mode, which reduces the standby power to approximately 18 mW.
The DAC5675A-SP is available in a 52-pin ceramic nonconductive tie-bar package (HFG). The device is specified for operation over the military temperature range of –55°C to 125°C and W temperature range of –55°C to 115°C.
技术文档
| 顶层文档 | 类型 | 标题 | 格式选项 | 下载最新的英语版本 | 日期 | |
|---|---|---|---|---|---|---|
| * | 数据表 | DAC5675A-SP Radiation-Tolerant, 14-Bit, 400-MSPS Digital-to-Analog Converter 数据表 (Rev. H) | PDF | HTML | 2016-8-4 | ||
| * | 辐射与可靠性报告 | ICS Radiation Test Results TI-DAC5675A-SP 14-Bit DAC | 2021-1-7 | |||
| * | 辐射与可靠性报告 | DAC5675A SEE Report | 2015-3-31 | |||
| * | SMD | DAC5675A-SP SMD 5962-07204 | 2016-7-8 | |||
| 选择指南 | TI Space Products (Rev. L) | 2026-3-27 | ||||
| 应用简报 | 经 DLA 批准的 QML 产品优化 (Rev. C) | PDF | HTML | 英语版 (Rev.C) | PDF | HTML | 2025-8-18 | |
| 应用手册 | 重离子轨道环境单粒子效应估算 (Rev. B) | PDF | HTML | 英语版 (Rev.B) | PDF | HTML | 2025-7-7 | |
| 更多文献资料 | TI Engineering Evaluation Units vs. MIL-PRF-38535 QML Class V Processing (Rev. B) | 2025-2-20 | ||||
| 应用手册 | 单粒子效应置信区间计算 (Rev. A) | PDF | HTML | 英语版 (Rev.A) | PDF | HTML | 2022-12-2 | |
| 电子书 | 电子产品辐射手册 | 2022-5-7 | ||||
| 应用手册 | High Speed, Digital-to-Analog Converters Basics (Rev. A) | 2012-10-23 | ||||
| 应用手册 | CDCE72010 as a Clocking Solution for High-Speed Analog-to-Digital Converters | 2008-6-8 | ||||
| 应用手册 | Phase Noise Performance and Jitter Cleaning Ability of CDCE72010 | 2008-6-2 |
设计与开发
如需其他信息或资源，请点击以下任一标题进入详情页面查看（如有）。
| 封装 | 引脚 | CAD 符号、封装和 3D 模型 |
|---|---|---|
| CFP (HFG) | 52 | Ultra Librarian |
订购和质量
推荐产品可能包含与 TI 此产品相关的参数、评估模块或参考设计。