主页 数据转换器 模数转换器 (ADC) 高速 ADC (≥10 MSPS)
主页
数据转换器
模数转换器 (ADC)
高速 ADC (≥10 MSPS)

ADC14C105

正在供货

14 位、105MSPS、1.0GHz 输入带宽模数转换器 (ADC)

立即订购
数据表

ADC14C105

正在供货
数据表 立即订购

产品详情

Sample rate (max) (Msps) 105 Resolution (Bits) 14 Number of input channels 1 Interface type Parallel CMOS Analog input BW (MHz) 1000 Features Low Power Rating Catalog Peak-to-peak input voltage range (V) 2 Power consumption (typ) (mW) 400 Architecture Pipeline SNR (dB) 74 ENOB (Bits) 11.9 SFDR (dB) 90 Operating temperature range (°C) -40 to 85 Input buffer No
Sample rate (max) (Msps) 105 Resolution (Bits) 14 Number of input channels 1 Interface type Parallel CMOS Analog input BW (MHz) 1000 Features Low Power Rating Catalog Peak-to-peak input voltage range (V) 2 Power consumption (typ) (mW) 400 Architecture Pipeline SNR (dB) 74 ENOB (Bits) 11.9 SFDR (dB) 90 Operating temperature range (°C) -40 to 85 Input buffer No
WQFN (RTV) 32 25 mm² (5 mm × 5 mm)
  • 1 GHz Full Power Bandwidth
  • Internal Reference and Sample-and-Hold Circuit
  • Low Power Consumption
  • Data Ready Output Clock
  • Clock Duty Cycle Stabilizer
  • Single +3.0V or +3.3V Supply Operation
  • Power-Down Mode
  • 32-pin WQFN Package, (5x5x0.8mm, 0.5mm pin-pitch)

Key Specifications

  • Resolution: 14 Bits
  • Conversion Rate: 105 MSPS
  • SNR (fIN = 240 MHz): 71 dBFS (typ)
  • SFDR (fIN = 240 MHz): 82 dBFS (typ)
  • Full Power Bandwidth: 1 GHz (typ)
  • Power Consumption
    • 350 mW (typ, VA=3.0V)
    • 400 mW (typ, VA=3.3V)

All trademarks are the property of their respective owners.

  • 1 GHz Full Power Bandwidth
  • Internal Reference and Sample-and-Hold Circuit
  • Low Power Consumption
  • Data Ready Output Clock
  • Clock Duty Cycle Stabilizer
  • Single +3.0V or +3.3V Supply Operation
  • Power-Down Mode
  • 32-pin WQFN Package, (5x5x0.8mm, 0.5mm pin-pitch)

Key Specifications

  • Resolution: 14 Bits
  • Conversion Rate: 105 MSPS
  • SNR (fIN = 240 MHz): 71 dBFS (typ)
  • SFDR (fIN = 240 MHz): 82 dBFS (typ)
  • Full Power Bandwidth: 1 GHz (typ)
  • Power Consumption
    • 350 mW (typ, VA=3.0V)
    • 400 mW (typ, VA=3.3V)

All trademarks are the property of their respective owners.

The ADC14C105 is a high-performance CMOS analog-to-digital converter capable of converting analog input signals into 14-bit digital words at rates up to 105 Mega Samples Per Second (MSPS). This converter uses a differential, pipelined architecture with digital error correction and an on-chip sample-and-hold circuit to minimize power consumption and the external component count, while providing excellent dynamic performance. A unique sample-and-hold stage yields a full-power bandwidth of 1 GHz. The ADC14C105 may be operated from a single +3.0V or +3.3V power supply and consumes low power.

A separate +2.5V supply may be used for the digital output interface which allows lower power operation with reduced noise. A power-down feature reduces the power consumption to very low levels while still allowing fast wake-up time to full operation. The differential inputs accept a 2V full scale differential input swing. A stable 1.2V internal voltage reference is provided, or the ADC14C105 can be operated with an external 1.2V reference. Output data format (offset binary versus 2's complement) and duty cycle stabilizer are pin-selectable. The duty cycle stabilizer maintains performance over a wide range of clock duty cycles.

The ADC14C105 is available in a 32-lead WQFN package and operates over the industrial temperature range of −40°C to +85°C.

The ADC14C105 is a high-performance CMOS analog-to-digital converter capable of converting analog input signals into 14-bit digital words at rates up to 105 Mega Samples Per Second (MSPS). This converter uses a differential, pipelined architecture with digital error correction and an on-chip sample-and-hold circuit to minimize power consumption and the external component count, while providing excellent dynamic performance. A unique sample-and-hold stage yields a full-power bandwidth of 1 GHz. The ADC14C105 may be operated from a single +3.0V or +3.3V power supply and consumes low power.

A separate +2.5V supply may be used for the digital output interface which allows lower power operation with reduced noise. A power-down feature reduces the power consumption to very low levels while still allowing fast wake-up time to full operation. The differential inputs accept a 2V full scale differential input swing. A stable 1.2V internal voltage reference is provided, or the ADC14C105 can be operated with an external 1.2V reference. Output data format (offset binary versus 2's complement) and duty cycle stabilizer are pin-selectable. The duty cycle stabilizer maintains performance over a wide range of clock duty cycles.

The ADC14C105 is available in a 32-lead WQFN package and operates over the industrial temperature range of −40°C to +85°C.
filter 查找其他 高速 ADC (≥10 MSPS)
下载 观看带字幕的视频 视频

技术文档

未找到结果。请清除搜索并重试。
查看全部 2
顶层文档 类型 标题 格式选项 下载最新的英语版本 日期
* 数据表 ADC14C105 14-Bit, 95/105 MSPS A/D Converter 数据表 (Rev. C) 2013-3-15
用户指南 ADC14C105EB and ADC12C105EB Evaluation Board User Guide (Rev. A) 2013-10-11

设计与开发

如需其他信息或资源，请点击以下任一标题进入详情页面查看（如有）。

封装 引脚 CAD 符号、封装和 3D 模型
WQFN (RTV) 32 Ultra Librarian
适用于评估类项目的 TI 标准条款与条件。

订购和质量

支持和培训

视频