产品详情

Sample rate (max) (Msps) 200 Resolution (Bits) 10 Number of input channels 2 Interface type Parallel CMOS, Parallel LVDS Analog input BW (MHz) 900 Features Low Power Rating Catalog Peak-to-peak input voltage range (V) 1.5 Power consumption (typ) (mW) 450 Architecture Pipeline SNR (dB) 59.9 ENOB (Bits) 9.65 SFDR (dB) 82 Operating temperature range (°C) -40 to 85 Input buffer No
Sample rate (max) (Msps) 200 Resolution (Bits) 10 Number of input channels 2 Interface type Parallel CMOS, Parallel LVDS Analog input BW (MHz) 900 Features Low Power Rating Catalog Peak-to-peak input voltage range (V) 1.5 Power consumption (typ) (mW) 450 Architecture Pipeline SNR (dB) 59.9 ENOB (Bits) 9.65 SFDR (dB) 82 Operating temperature range (°C) -40 to 85 Input buffer No
WQFN (NKA) 60 81 mm² (9 mm × 9 mm)
  • Single 1.8V Power Supply Operation.
  • Power Scaling with Clock Frequency.
  • Internal Sample-and-Hold.
  • Internal or External Reference.
  • Power Down Mode.
  • Offset Binary or 2's Complement Output Data Format.
  • LVDS or CMOS Output Signals.
  • 60-pin WQFN Package, (9x9x0.8mm, 0.5mm Pin-Pitch)
  • Clock Duty Cycle Stabilizer.
  • IF Sampling Bandwidth > 900MHz.

Key Specifications

  • Resolution 10 Bits
  • Conversion Rate 200 MSPS
  • ENOB 9.6 bits (typ) @Fin=70 MHz
  • SNR 59.9 dBFS (typ) @Fin=70 MHz
  • SINAD 59.9 dBFS (typ) @Fin=70 MHz
  • SFDR 82 dBFS (typ) @Fin=70 MHz
  • LVDS Power 450mW (typ) @Fs=200 MSPS
  • CMOS Power 280mW (typ) @Fs=170 MSPS
  • Operating Temp. Range −40°C to +85°C.

All trademarks are the property of their respective owners.

  • Single 1.8V Power Supply Operation.
  • Power Scaling with Clock Frequency.
  • Internal Sample-and-Hold.
  • Internal or External Reference.
  • Power Down Mode.
  • Offset Binary or 2's Complement Output Data Format.
  • LVDS or CMOS Output Signals.
  • 60-pin WQFN Package, (9x9x0.8mm, 0.5mm Pin-Pitch)
  • Clock Duty Cycle Stabilizer.
  • IF Sampling Bandwidth > 900MHz.

Key Specifications

  • Resolution 10 Bits
  • Conversion Rate 200 MSPS
  • ENOB 9.6 bits (typ) @Fin=70 MHz
  • SNR 59.9 dBFS (typ) @Fin=70 MHz
  • SINAD 59.9 dBFS (typ) @Fin=70 MHz
  • SFDR 82 dBFS (typ) @Fin=70 MHz
  • LVDS Power 450mW (typ) @Fs=200 MSPS
  • CMOS Power 280mW (typ) @Fs=170 MSPS
  • Operating Temp. Range −40°C to +85°C.

All trademarks are the property of their respective owners.

The ADC10DV200 is a monolithic analog-to-digital converter capable of converting two analog input signals into 10-bit digital words at rates up to 200 Mega Samples Per Second (MSPS). The digital output mode is selectable and can be either differential LVDS or CMOS signals. This converter uses a differential, pipelined architecture with digital error correction and an on-chip sample-and-hold circuit to minimize die size and power consumption while providing excellent dynamic performance. A unique sample-and-hold stage yields a full-power bandwidth of 900MHz. Fabricated in core CMOS process, the ADC10DV200 may be operated from a single 1.8V power supply. The ADC10DV200 achieves approximately 9.6 effective bits at Nyquist and consumes just 280mW at 170MSPS in CMOS mode and 450mW at 200MSPS in LVDS mode. The power consumption can be scaled down further by reducing sampling rates.

The ADC10DV200 is a monolithic analog-to-digital converter capable of converting two analog input signals into 10-bit digital words at rates up to 200 Mega Samples Per Second (MSPS). The digital output mode is selectable and can be either differential LVDS or CMOS signals. This converter uses a differential, pipelined architecture with digital error correction and an on-chip sample-and-hold circuit to minimize die size and power consumption while providing excellent dynamic performance. A unique sample-and-hold stage yields a full-power bandwidth of 900MHz. Fabricated in core CMOS process, the ADC10DV200 may be operated from a single 1.8V power supply. The ADC10DV200 achieves approximately 9.6 effective bits at Nyquist and consumes just 280mW at 170MSPS in CMOS mode and 450mW at 200MSPS in LVDS mode. The power consumption can be scaled down further by reducing sampling rates.

下载 观看带字幕的视频 视频

技术文档

未找到结果。请清除搜索并重试。
查看全部 3
顶层文档 类型 标题 格式选项 下载最新的英语版本 日期
* 数据表 Dual 10-bit, 200 MSPS Low-Power A/D Converter with Parallel LVDS/CMOS Outputs 数据表 (Rev. A) 2013-4-18
应用手册 Drivng HSpeed ADCs w/LMH6521 DVGA for High IF AC-Coupled Apps (Rev. A) 2013-4-26
用户指南 ADC10/11DV200, 10/11-Bit, 200 Msps A/D Converter User Guide 2012-2-20

设计与开发

如需其他信息或资源,请点击以下任一标题进入详情页面查看(如有)。

支持软件

WAVEVISION5 — WaveVision 5 Software

WaveVision 5 software is part of the WaveVision evaluation system that also includes WaveVision 5 Data Capture Board. The WaveVision 5 system is an easy-to-use data acquisition and analysis tool, designed to help users evaluate Texas Instruments' Signal Path solutions.

While WaveVision 5 software (...)

支持的产品和硬件
封装 引脚 CAD 符号、封装和 3D 模型
WQFN (NKA) 60 Ultra Librarian

订购和质量

支持和培训

可获得 TI 工程师技术支持的 TI E2E™ 论坛

所有内容均由 TI 和社区贡献者按“原样”提供,并不构成 TI 规范。请参阅使用条款

如果您对质量、包装或订购 TI 产品有疑问,请参阅 TI 支持。​​​​​​​​​​​​​​

视频