主页 数据转换器 模数转换器 (ADC) 高速 ADC (≥10 MSPS)
主页
数据转换器
模数转换器 (ADC)
高速 ADC (≥10 MSPS)

ADC10080

正在供货

10 位、80MSPS 模数转换器 (ADC)

立即订购
数据表

可提供此产品的更新版本

open-in-new 比较替代产品
功能与比较器件相似。
ADC3910S125 正在供货 具有单时钟周期延迟、高达 16 倍抽取率以及数字比较器的 10 位单通道 125MSPS ADC Higher sampling rate and smaller package size

ADC10080

正在供货
数据表 立即订购

产品详情

Sample rate (max) (Msps) 80 Resolution (Bits) 10 Number of input channels 1 Interface type Parallel CMOS, TTL Analog input BW (MHz) 400 Features Low Power Rating Catalog Peak-to-peak input voltage range (V) 2 Power consumption (typ) (mW) 78.6 Architecture Pipeline SNR (dB) 59.5 ENOB (Bits) 9.5 SFDR (dB) 78.8 Operating temperature range (°C) -40 to 85 Input buffer No
Sample rate (max) (Msps) 80 Resolution (Bits) 10 Number of input channels 1 Interface type Parallel CMOS, TTL Analog input BW (MHz) 400 Features Low Power Rating Catalog Peak-to-peak input voltage range (V) 2 Power consumption (typ) (mW) 78.6 Architecture Pipeline SNR (dB) 59.5 ENOB (Bits) 9.5 SFDR (dB) 78.8 Operating temperature range (°C) -40 to 85 Input buffer No
TSSOP (PW) 28 62.08 mm² (9.7 mm × 6.4 mm)
  • Single +3.0V Operation
  • Selectable Full-Scale Input Swing
  • 400 MHz −3 dB Input Bandwidth
  • Low Power Consumption
  • Standby Mode
  • On-Chip Reference and Sample-and-Hold Amplifier
  • Offset Binary or Two’s Complement Data Format
  • Separate Adjustable Output Driver Supply

Key Specifications

  • Resolution: 10 Bits
  • Conversion Rate: 80 MSPS
  • Full Power Bandwidth: 400 MHz
  • DNL: ±0.25 LSB (typ)
  • SNR (fIN = 10 MHz): 59.5 dB (typ)
  • SFDR (fIN = 10 MHz): −78.7 dB (typ)
  • Power Consumption, 80 Msps: 78.6 mW
  • Single +3.0V Operation
  • Selectable Full-Scale Input Swing
  • 400 MHz −3 dB Input Bandwidth
  • Low Power Consumption
  • Standby Mode
  • On-Chip Reference and Sample-and-Hold Amplifier
  • Offset Binary or Two’s Complement Data Format
  • Separate Adjustable Output Driver Supply

Key Specifications

  • Resolution: 10 Bits
  • Conversion Rate: 80 MSPS
  • Full Power Bandwidth: 400 MHz
  • DNL: ±0.25 LSB (typ)
  • SNR (fIN = 10 MHz): 59.5 dB (typ)
  • SFDR (fIN = 10 MHz): −78.7 dB (typ)
  • Power Consumption, 80 Msps: 78.6 mW

The ADC10080 is a monolithic CMOS analog-to-digital converter capable of converting analog input signals into 10-bit digital words at 80 Megasamples per second (MSPS). This converter uses a differential, pipeline architecture with digital error correction and an on-chip sample-and-hold circuit to provide a complete conversion solution and to minimize power consumption, while providing excellent dynamic performance. A unique sample-and-hold stage yields a full-power bandwidth of 400 MHz. Operating on a single 3.0V power supply, this device consumes just 78.6 mW at 80 MSPS, including the reference current. The Standby feature reduces power consumption to just 15 mW.

The differential inputs provide a full scale selectable input swing of 2.0 VP-P, 1.5 VP-P, 1.0 VP-P, with the possibility of a single-ended input. Full use of the differential input is recommended for optimum performance. An internal +1.2V precision bandgap reference is used to set the ADC full-scale range, and also allows the user to supply a buffered referenced voltage for those applications requiring increased accuracy. The output data format is user choice of offset binary or two’s complement.

This device is available in the 28-lead TSSOP package and will operate over the industrial temperature range of −40°C to +85°C.

The ADC10080 is a monolithic CMOS analog-to-digital converter capable of converting analog input signals into 10-bit digital words at 80 Megasamples per second (MSPS). This converter uses a differential, pipeline architecture with digital error correction and an on-chip sample-and-hold circuit to provide a complete conversion solution and to minimize power consumption, while providing excellent dynamic performance. A unique sample-and-hold stage yields a full-power bandwidth of 400 MHz. Operating on a single 3.0V power supply, this device consumes just 78.6 mW at 80 MSPS, including the reference current. The Standby feature reduces power consumption to just 15 mW.

The differential inputs provide a full scale selectable input swing of 2.0 VP-P, 1.5 VP-P, 1.0 VP-P, with the possibility of a single-ended input. Full use of the differential input is recommended for optimum performance. An internal +1.2V precision bandgap reference is used to set the ADC full-scale range, and also allows the user to supply a buffered referenced voltage for those applications requiring increased accuracy. The output data format is user choice of offset binary or two’s complement.

This device is available in the 28-lead TSSOP package and will operate over the industrial temperature range of −40°C to +85°C.
filter 查找其他 高速 ADC (≥10 MSPS)
下载 观看带字幕的视频 视频

技术文档

未找到结果。请清除搜索并重试。
查看全部 3
顶层文档 类型 标题 格式选项 下载最新的英语版本 日期
* 数据表 ADC10080 10-Bit, 80 MSPS, 3V, 78.6 mW A/D Converter 数据表 (Rev. H) 2013-3-4
用户指南 ADC10040/65/80 10-Bit, 40/65/80 MSPS, 3 Volt, 55.5/68.5/78.6 mW ADC User Guide 2012-2-20
白皮书 High Perf, Scalable ADC Solves Many Circuit Prob W/out Expense of Pwr 2003-11-1

设计与开发

如需其他信息或资源，请点击以下任一标题进入详情页面查看（如有）。

封装 引脚 CAD 符号、封装和 3D 模型
TSSOP (PW) 28 Ultra Librarian
适用于评估类项目的 TI 标准条款与条件。

订购和质量

推荐产品可能包含与 TI 此产品相关的参数、评估模块或参考设计。

支持和培训

可获得 TI 工程师技术支持的 TI E2E™ 论坛

查看全部论坛主题 查看英文版全部论坛主题

所有内容均由 TI 和社区贡献者按“原样”提供，并不构成 TI 规范。请参阅使用条款。

如果您对质量、包装或订购 TI 产品有疑问，请参阅 TI 支持。​​​​​​​​​​​​​​

视频