ADC08D1500
- Internal Sample-and-Hold
- Single +1.9V ±0.1V Operation
- Choice of SDR or DDR Output Clocking
- Interleave Mode for 2x Sample Rate
- Multiple ADC Synchronization Capability
- Ensured No Missing Codes
- Serial Interface for Extended Control
- Fine Adjustment of Input Full-Scale Range and Offset
- Duty Cycle Corrected Sample Clock
Key Specifications
- Resolution 8 Bits
- Max Conversion Rate 1.5 GSPS (min)
- Error Rate 10-18 (typ)
- ENOB @ 748 MHz Input 7.25 Bits (typ)
- DNL ±0.15 LSB (typ)
- Power
Consumption
- Operating 1.8 W (typ)
- Power Down Mode 3.5 mW (typ)
All trademarks are the property of their respective owners.
The ADC08D1500 is a dual, low power, high performance CMOS analog-to-digital converter that digitizes signals to 8 bits resolution at sample rates up to 1.7 GSPS. Consuming a typical 1.8 Watts at 1.5 GSPS from a single 1.9 Volt supply, this device is ensured to have no missing codes over the full operating temperature range. The unique folding and interpolating architecture, the fully differential comparator design, the innovative design of the internal sample-and-hold amplifier and the self-calibration scheme enable a very flat response of all dynamic parameters beyond Nyquist, producing a high 7.25 ENOB with a 748 MHz input signal and a 1.5 GHz sample rate while providing a 10-18 C.E.R. Output formatting is binary and the LVDS digital outputs are compatible with IEEE 1596.3-1996, with the exception of an adjustable common mode voltage between 0.8V and 1.2V.
Each converter has a 1:2 demultiplexer that feeds two LVDS buses and reduces the output data rate on each bus to half the sample rate. The two converters can be interleaved and used as a single 3 GSPS ADC.
The converter typically consumes less than 3.5 mW in the Power Down Mode and is available in a 128-lead, thermally enhanced exposed pad HLQFP and operates over the Industrial (-40°C ≤ TA ≤ +85°C) temperature range.
技术文档
| 顶层文档 | 类型 | 标题 | 格式选项 | 下载最新的英语版本 | 日期 | |
|---|---|---|---|---|---|---|
| * | 数据表 | ADC08D1500 High Performance, Low Power, Dual 8-Bit, 1.5 GSPS A/D Converter 数据表 (Rev. G) | 2013-4-18 | |||
| 应用手册 | AN-1558 Clocking High-Speed A/D Converters (Rev. B) | 2013-5-1 | ||||
| 应用手册 | Generating Precision Clocks for Time- Interleaved ADCs | 2007-8-2 | ||||
| 应用手册 | Application Note 1558 Clocking High-Speed A/D Converters (cn) | 2007-3-17 | ||||
| 白皮书 | High-Performance Analog Front Ends | 2006-1-1 | ||||
| 应用手册 | Understanding High-Speed Signals, Clocks, and Data Capture | 2005-10-18 | ||||
| 应用手册 | Send High-Speed ADC Data Remotely And Quietly Using LVDS | 2003-3-27 |
设计与开发
如需其他信息或资源，请点击以下任一标题进入详情页面查看（如有）。
| 封装 | 引脚 | CAD 符号、封装和 3D 模型 |
|---|---|---|
| HLQFP (NNB) | 128 | Ultra Librarian |