主页 数据转换器 模数转换器 (ADC) 精密 ADC
主页
数据转换器
模数转换器 (ADC)
精密 ADC

ADC0820-N

正在供货

具有跟踪/保持功能的 8 位高速 µP 兼容型模数转换器

立即订购
数据表

ADC0820-N

正在供货
数据表 立即订购

产品详情

Resolution (Bits) 8 Sample rate (max) (ksps) 658 Number of input channels 1 Interface type Parallel Architecture SAR Input type Single-ended Rating Catalog Reference mode External Input voltage range (max) (V) 8 Input voltage range (min) (V) 0 Operating temperature range (°C) -40 to 85 Power consumption (typ) (mW) 65 Analog supply voltage (min) (V) 4.5 Analog supply voltage (max) (V) 8 Digital supply (min) (V) 4.5 Digital supply (max) (V) 8
Resolution (Bits) 8 Sample rate (max) (ksps) 658 Number of input channels 1 Interface type Parallel Architecture SAR Input type Single-ended Rating Catalog Reference mode External Input voltage range (max) (V) 8 Input voltage range (min) (V) 0 Operating temperature range (°C) -40 to 85 Power consumption (typ) (mW) 65 Analog supply voltage (min) (V) 4.5 Analog supply voltage (max) (V) 8 Digital supply (min) (V) 4.5 Digital supply (max) (V) 8
SOIC (DW) 20 131.84 mm² (12.8 mm × 10.3 mm)
  • Built-In Track-and-Hold Function
  • No Missing Codes
  • No External Clocking
  • Single Supply—5 VDC
  • Easy Interface to All Microprocessors, or Operates Stand-Alone
  • Latched TRI-STATE Output
  • Logic Inputs and Outputs Meet Both MOS and T2L Voltage Level Specifications
  • Operates Ratiometrically or with any Reference Value Equal to or Less than VCC
  • 0V to 5V Analog Input Voltage Range with Single 5V Supply
  • No Zero or Full-Scale Adjust Required
  • Overflow Output Available for Cascading
  • 0.3 in. Standard Width 20-Pin PDIP
  • 20-Pin PLCC
  • 20-Pin SOIC

Key Specifications

  • Resolution: 8 Bits
  • Conversion Time
    • 2.5 µs Max (RD Mode)
    • 1.5 µs Max (WR-RD Mode)
  • Low Power: 75 mW Max
  • Total Unadjusted Error: ±½ LSB and ± 1 LSB

All trademarks are the property of their respective owners.

  • Built-In Track-and-Hold Function
  • No Missing Codes
  • No External Clocking
  • Single Supply—5 VDC
  • Easy Interface to All Microprocessors, or Operates Stand-Alone
  • Latched TRI-STATE Output
  • Logic Inputs and Outputs Meet Both MOS and T2L Voltage Level Specifications
  • Operates Ratiometrically or with any Reference Value Equal to or Less than VCC
  • 0V to 5V Analog Input Voltage Range with Single 5V Supply
  • No Zero or Full-Scale Adjust Required
  • Overflow Output Available for Cascading
  • 0.3 in. Standard Width 20-Pin PDIP
  • 20-Pin PLCC
  • 20-Pin SOIC

Key Specifications

  • Resolution: 8 Bits
  • Conversion Time
    • 2.5 µs Max (RD Mode)
    • 1.5 µs Max (WR-RD Mode)
  • Low Power: 75 mW Max
  • Total Unadjusted Error: ±½ LSB and ± 1 LSB

All trademarks are the property of their respective owners.

By using a half-flash conversion technique, the 8-bit ADC0820-N CMOS A/D offers a 1.5 µs conversion time and dissipates only 75 mW of power. The half-flash technique consists of 32 comparators, a most significant 4-bit ADC and a least significant 4-bit ADC.

The input to the ADC0820-N is tracked and held by the input sampling circuitry eliminating the need for an external sample-and-hold for signals moving at less than 100 mV/µs.

For ease of interface to microprocessors, the ADC0820-N has been designed to appear as a memory location or I/O port without the need for external interfacing logic.

By using a half-flash conversion technique, the 8-bit ADC0820-N CMOS A/D offers a 1.5 µs conversion time and dissipates only 75 mW of power. The half-flash technique consists of 32 comparators, a most significant 4-bit ADC and a least significant 4-bit ADC.

The input to the ADC0820-N is tracked and held by the input sampling circuitry eliminating the need for an external sample-and-hold for signals moving at less than 100 mV/µs.

For ease of interface to microprocessors, the ADC0820-N has been designed to appear as a memory location or I/O port without the need for external interfacing logic.
filter 查找其他 精密 ADC
下载 观看带字幕的视频 视频

技术文档

未找到结果。请清除搜索并重试。
查看全部 2
顶层文档 类型 标题 格式选项 下载最新的英语版本 日期
* 数据表 ADC0820 8-Bit High Speed uP Compatible A/D Converter with Track/Hold Function 数据表 (Rev. C) 2013-3-25
电子书 Best of Baker's Best: Precision Data Converters -- SAR ADCs 2015-5-21

设计与开发

如需其他信息或资源，请点击以下任一标题进入详情页面查看（如有）。

设计工具

ADC-DAC-TO-VREF-SELECT-DESIGN-TOOL — The ADC-TO-VREF-SELECT tool enables the pairing of TI ADCs, DACs, and series voltage references.

The ADC-TO-VREF-SELECT tool enables the pairing of TI analog-to-digital converters (ADCs) and series voltage references. Users can select an ADC device and the desired reference voltage, and the tool will list up to two voltage reference recommendations.
支持的产品和硬件
封装 引脚 CAD 符号、封装和 3D 模型
SOIC (DW) 20 Ultra Librarian
适用于评估类项目的 TI 标准条款与条件。

订购和质量

推荐产品可能包含与 TI 此产品相关的参数、评估模块或参考设计。

支持和培训

可获得 TI 工程师技术支持的 TI E2E™ 论坛

查看全部论坛主题 查看英文版全部论坛主题

所有内容均由 TI 和社区贡献者按“原样”提供，并不构成 TI 规范。请参阅使用条款。

如果您对质量、包装或订购 TI 产品有疑问，请参阅 TI 支持。​​​​​​​​​​​​​​

视频