产品详情

Resolution (Bits) 12 Sample rate (Msps) 21 Gain (min) (dB) 0 Gain (max) (dB) 36 Pd (typ) (mW) 90 Supply voltage (max) (V) 3.3 Operating temperature range (°C) 0 to 70 Output data format CMOS Parallel Rating Catalog
Resolution (Bits) 12 Sample rate (Msps) 21 Gain (min) (dB) 0 Gain (max) (dB) 36 Pd (typ) (mW) 90 Supply voltage (max) (V) 3.3 Operating temperature range (°C) 0 to 70 Output data format CMOS Parallel Rating Catalog
TQFP (PFB) 48 81 mm² 9 x 9
  • 12-Bit, 21-MSPS, Analog-to-Digital Converter
  • Low Power: 70 mW Minimum Power-Down Mode: 4 mW
  • Low Input-Referred Noise: 75-dB SNR Typical at 0-dB Gain
  • Novel Optical-Black (OB) Calibration
  • Low-Aperture Delay
  • Single 3-V Supply Operation
  • DNL: <±0.5 LSB and <±1.5 LSB Typical at 0-dB Gain
  • Programmable-Gain Range: 0 dB to 36 dB, Gain Resolution of 0.05 dB/Step
  • 48-Pin TQFP Package
  • applications
    • Digital Still Camera
    • Digital Video Camera

  • 12-Bit, 21-MSPS, Analog-to-Digital Converter
  • Low Power: 70 mW Minimum Power-Down Mode: 4 mW
  • Low Input-Referred Noise: 75-dB SNR Typical at 0-dB Gain
  • Novel Optical-Black (OB) Calibration
  • Low-Aperture Delay
  • Single 3-V Supply Operation
  • DNL: <±0.5 LSB and <±1.5 LSB Typical at 0-dB Gain
  • Programmable-Gain Range: 0 dB to 36 dB, Gain Resolution of 0.05 dB/Step
  • 48-Pin TQFP Package
  • applications
    • Digital Still Camera
    • Digital Video Camera

The VSP1221 is a highly-integrated mixed-signal IC used for signal conditioning and analog-to-digital conversion at the output of a CCD array. The IC has a correlated double sampler (CDS) and an analog programmable-gain amplifier (PGA) stage followed by an analog-to-digital converter (ADC) and a digital PGA stage. The CDS is used to sample the CCD signal and is followed by the analog PGA stage. The ADC is a 12-bit, 21-MSPS pipelined ADC. The digital PGA provides further amplification.

Additionally, there is an offset calibration loop for optical-black correction. The optical-black reference level is user-programmable. The chip also has two eight-bit digital-to-analog converters (DAC) for external analog settings.

The chip has a serial port for configuring internal control registers.

The VSP1221 is available in a 48-pin TQFP package and operates from a single 3-V power supply.

The VSP1221 is a highly-integrated mixed-signal IC used for signal conditioning and analog-to-digital conversion at the output of a CCD array. The IC has a correlated double sampler (CDS) and an analog programmable-gain amplifier (PGA) stage followed by an analog-to-digital converter (ADC) and a digital PGA stage. The CDS is used to sample the CCD signal and is followed by the analog PGA stage. The ADC is a 12-bit, 21-MSPS pipelined ADC. The digital PGA provides further amplification.

Additionally, there is an offset calibration loop for optical-black correction. The optical-black reference level is user-programmable. The chip also has two eight-bit digital-to-analog converters (DAC) for external analog settings.

The chip has a serial port for configuring internal control registers.

The VSP1221 is available in a 48-pin TQFP package and operates from a single 3-V power supply.

下载 观看带字幕的视频 视频

技术文档

star =有关此产品的 TI 精选热门文档
未找到结果。请清除搜索并重试。
查看全部 2
类型 标题 下载最新的英语版本 日期
* 数据表 12-Bit, 21-MSPS, UltraLow-Power CCD Signal Processor 数据表 (Rev. B) 2014年 4月 16日
应用手册 所选封装材料的热学和电学性质 2008年 10月 16日

设计和开发

如需其他信息或资源,请点击以下任一标题进入详情页面查看(如有)。

模拟工具

PSPICE-FOR-TI — PSpice® for TI 设计和仿真工具

PSpice® for TI 可提供帮助评估模拟电路功能的设计和仿真环境。此功能齐全的设计和仿真套件使用 Cadence® 的模拟分析引擎。PSpice for TI 可免费使用,包括业内超大的模型库之一,涵盖我们的模拟和电源产品系列以及精选的模拟行为模型。

借助 PSpice for TI 的设计和仿真环境及其内置的模型库,您可对复杂的混合信号设计进行仿真。创建完整的终端设备设计和原型解决方案,然后再进行布局和制造,可缩短产品上市时间并降低开发成本。 

在 PSpice for TI 设计和仿真工具中,您可以搜索 TI (...)
封装 引脚 CAD 符号、封装和 3D 模型
TQFP (PFB) 48 Ultra Librarian

订购和质量

包含信息:
  • RoHS
  • REACH
  • 器件标识
  • 引脚镀层/焊球材料
  • MSL 等级/回流焊峰值温度
  • MTBF/时基故障估算
  • 材料成分
  • 鉴定摘要
  • 持续可靠性监测
包含信息:
  • 制造厂地点
  • 封装厂地点

支持和培训

视频