TUSB1310A
- Universal Serial Bus (USB)
- Single Port 5.0-Gbps USB 3.0 Physical Layer Transceiver
- One 5.0-Gbps SuperSpeed Connection
- One 480-Mbps HS/FS/LS Connection
- Fully Compliant With USB 3.0 Specification, Revision 1.0
- Supports 3+ Meters USB 3.0 Cable Length
- Fully Adaptive Equalizer to Optimize Receiver Sensitivity
- PIPE to Link-Layer Controller
- Supports 16-Bit SDR Mode at 250 MHz
- Compliant With PHY Interface for the USB Architectures (PIPE), Version 3.0
- ULPI to Link-Layer Controller
- Supports 8-Bit SDR Mode at 60 MHz
- Supports Synchronous Mode and Low-Power Mode
- Compliant With UTMI+ Low Pin Interface (ULPI) Specification, Revision 1.1
- Single Port 5.0-Gbps USB 3.0 Physical Layer Transceiver
- General Features
- IEEE 1149.1 JTAG Support
- IEEE 1149.6 JTAG support for the SuperSpeed Port
- Operates on One Reference Clock of 40 MHz
- 3.3-, 1.8-, and 1.1-V Supply Voltages
- 1.8-V PIPE and ULPI I/O
- Available in Lead-Free 175-Ball 12- × 12-nF NFBGA Package (ZAY)
The TUSB1310A device is one port, 5.0-Gbps USB 3.0 physical layer transceiver that operates off of one reference clock, which is provided by either a crystal or an external reference clock. The reference clock frequencies are selectable from 20, 25, 30, and 40 MHz. The TUSB1310A device provides the clock to the USB controller. The use of one reference clock allows the TUSB1310A device to provide a cost-effective USB 3.0 solution with few external components and a low implementation cost.
The USB controller interfaces to the TUSB1310A device through a PIPE (SuperSpeed) and a ULPI (USB 2.0) interface. The 16-bit PIPE operates off of a 250-MHz interface clock. The ULPI supports 8-bit operations with a 60-MHz interface clock.
USB 3.0 reduces active and idle power consumption with improved power-management features. The low-power states of the TUSB1310A device are controlled by the USB controller through the PIPE interface.
SuperSpeed USB uses existing USB software infrastructure by keeping the existing software interfaces and software drivers intact. In addition, SuperSpeed USB retains backward compatibility with USB 2.0 based products by using the same form-factor Type-A connector and cables. Existing USB 2.0 devices work with new USB 3.0 hosts and new USB 3.0 devices with work with legacy USB 2.0 hosts.
技术文档
类型 | 标题 | 下载最新的英语版本 | 日期 | |||
---|---|---|---|---|---|---|
* | 数据表 | TUSB1310A USB 3.0 Transceiver 数据表 (Rev. G) | PDF | HTML | 2017年 11月 12日 | ||
* | 勘误表 | TUSB1310A Errata | 2011年 1月 26日 | |||
白皮书 | A Primer on USB Type-C and Power Delivery Applications and Requirements (Rev. B) | PDF | HTML | 2022年 3月 25日 | |||
白皮书 | USB Type-C 和电力输送应用和要求入门 (Rev. A) | 最新英语版本 (Rev.B) | PDF | HTML | 2021年 2月 4日 | ||
应用手册 | TUSB1310 Implementation Guide | 2010年 6月 18日 |
设计和开发
如需其他信息或资源,请点击以下任一标题进入详情页面查看(如有)。
PSPICE-FOR-TI — 适用于 TI 设计和模拟工具的 PSpice®
借助 PSpice for TI 的设计和仿真环境及其内置的模型库,您可对复杂的混合信号设计进行仿真。创建完整的终端设备设计和原型解决方案,然后再进行布局和制造,可缩短产品上市时间并降低开发成本。
在 PSpice for TI 设计和仿真工具中,您可以搜索 TI (...)
TINA-TI — 基于 SPICE 的模拟仿真程序
TINA-TI 安装需要大约 500MB。直接安装,如果想卸载也很容易。我们相信您肯定会爱不释手。
TINA 是德州仪器 (TI) 专有的 DesignSoft 产品。该免费版本具有完整的功能,但不支持完整版 TINA 所提供的某些其他功能。
如需获取可用 TINA-TI 模型的完整列表,请参阅:SpiceRack - 完整列表
需要 HSpice (...)
封装 | 引脚 | 下载 |
---|---|---|
NFBGA (ZAY) | 175 | 查看选项 |
订购和质量
- RoHS
- REACH
- 器件标识
- 引脚镀层/焊球材料
- MSL 等级/回流焊峰值温度
- MTBF/时基故障估算
- 材料成分
- 鉴定摘要
- 持续可靠性监测
- 制造厂地点
- 封装厂地点