功能与比较器件相似。
TMS320VC5441
- 532-MIPS Quad-Core DSP Consisting of Four Independent Subsystems
- Each Core has an Advanced Multibus Architecture With Three Separate 16-Bit Data Memory Buses and One Program Bus
- 40-Bit Arithmetic Logic Unit (ALU) Including a 40-Bit Barrel-Shifter and Two 40-Bit Accumulators Per Core
- Each Core has a 17-Bit × 17-Bit Parallel Multiplier Coupled to a 40-Bit Adder for Non-Pipelined Single-Cycle Multiply/Accumulate (MAC) Operations
- Each Core has a Compare, Select, and Store Unit (CSSU) for the Add/Compare Selection of the Viterbi Operator
- Each Core has an Exponent Encoder to Compute an Exponent Value of a 40-Bit Accumulator Value in a Single Cycle
- Each Core has Two Address Generators With Eight Auxiliary Registers and Two Auxiliary Register Arithmetic Units (ARAUs)
- Total 640K-Word × 16-Bit Dual-Access On-Chip RAM (256K-Word x 16-Bit Shared Memory and 96K-Word x 16-Bit Local Memory Per Subsystem)
- Single-Instruction Repeat and Block-Repeat Operations
- Instructions With 32-Bit Long Word Operands
- Instructions With 2 or 3 Operand Reads
- Fast Return From Interrupts
- Arithmetic Instructions With Parallel Store and Parallel Load
- Conditional Store Instructions
- Output Control of CLKOUT
- Output Control of Timer Output (TOUT)
- Power Consumption Control With IDLE1, IDLE2, and IDLE3 Instructions
- Dual 1.6-V (Core) and 3.3-V (I/O) Power Supplies for Low-Power, Fast Operations
- 7.5-ns Single-Cycle Fixed-Point Instruction
- Twenty-Four Channels of Direct Memory Access (DMA) for Data Transfers With No CPU Loading (Six Channels Per Subsystem)
- Twelve Multichannel Buffered Serial Ports (McBSPs), Each With 128-Channel Selection Capability (Three McBSPs per Subsystem)
- 16-Bit Host-Port Interface (HPI)
- Software-Programmable Phase-Locked Loop (PLL) Provides Several Clocking Options (Requires External TTL Oscillator)
- On-Chip Scan-Based Emulation Logic, IEEE Standard 1149.1
(JTAG) Boundary-Scan Logic - Four Software-Programmable Timers (One Per Subsystem)
- Four Software-Programmable Watchdog Timers (One Per Subsystem)
- Sixteen General-Purpose I/Os (Four Per Subsystem)
- Provided in 176-pin Plastic Low-Profile Quad Flatpack (LQFP) Package (PGF Suffix)
- Provided in 169-ball MicroStar BGA™ Package (GGU Suffix)
MicroStar BGA is a trademark of Texas Instruments.
All trademarks are the property of their respective owners.
IEEE Standard 1149.1-1990, Standard Test-Access Port and Boundary Scan Architecture.
NOTE: This data sheet is designed to be used in conjunction with the TMS320C5000 DSP Family Functional Overview (literature number SPRU307).
NOTE: Leading "x" in signal names identifies the subsystem; x = A, B, C, or D for subsystem A, B, C, or D, respectively. Trailing "n" in signal names identifies the McBSP; n = 0, 1, or 2 for McBSP0, McBSP1, or McBSP2, respectively.
The TMS320VC5441 fixed-point digital signal processor is a quad-core solution running at 532-MIPS performance. The 5441 consists of four DSP subsystems with shared program memory. Each subsystem consists of one TMS320C54x™ DSP core, 32K-word program/data DARAM, 64K-word data DARAM, three multichannel buffered serial ports, DMA logic, one watchdog timer, one general-purpose timer, and other miscellaneous circuitry.
The 5441 also contains a host-port interface (HPI) that allows the 5441 to be viewed as a memory-mapped peripheral to a host processor.
Each subsystem has its separate program and data spaces, allowing simultaneous accesses to program instructions and data. Two read operations and one write operation can be performed in one cycle. Instructions with parallel store and application-specific instructions can fully utilize this architecture. Furthermore, data can be transferred between program and data spaces. Such parallelism supports a powerful set of arithmetic, logic, and bit-manipulation operations that can all be performed in a single machine cycle. The 5441 includes the control mechanisms to manage interrupts, repeated operations, and function calls. In addition, the 5441 has a total of 256K words of shared program memory (128K words shared by subsystems A and B, and another 128K words shared by subsystems C and D).
The 5441 is intended as a high-performance, low-cost, high-density DSP for remote data access or voice-over IP subsystems. It is designed to maintain the current modem architecture with minimal hardware and software impacts, thus maximizing reuse of existing modem technologies and development efforts.
The 5441 is offered in two temperature ranges and individual part numbers are shown below. (Please note that the industrial temperature device part numbers do not follow the typical numbering tradition.)
Commercial temperature devices (0°C to 85°C)
TMS320VC5441PGF532 (176-pin LQFP)
TMS320VC5441GGU532 (169-ball BGA)
Industrial temperature range devices (–40°C to 100°C)
TMS320VC5441APGF532 (176-pin LQFP)
TMS320VC5441AGGU532 (169-ball BGA)
技术文档
| 类型 | 项目标题 | 下载最新的英语版本 | 日期 | |||
|---|---|---|---|---|---|---|
| * | 数据表 | TMS320VC5441 Fixed-Point Digital Signal Processor Data Manual 数据表 (Rev. F) | 2008年 10月 22日 | |||
| * | 勘误表 | TMS320VC5441 Digital Signal Processor Silicon Errata (Rev. C) | 2006年 4月 6日 | |||
| 用户指南 | TMS320C54x Chip Support Library API Reference Guide (Rev. D) | 2003年 5月 5日 | ||||
| 更多文献资料 | Using Boundary Scan on the TMS320VC5441 (Rev. A) | 2002年 4月 15日 | ||||
| 用户指南 | TMS320C54x DSP CPU and Peripherals Reference Set Volume 1 (Rev. G) | 2001年 3月 31日 | ||||
| 用户指南 | TMS320C54x DSP Mnemonic Instruction Set Reference Set Volume 2 (Rev. C) | 2001年 1月 31日 | ||||
| 用户指南 | TMS320C54x DSP Reference Set Volume 3: Algebraic Instruction (Rev. C) | 2001年 1月 31日 | ||||
| 用户指南 | TMS320C54x DSP Applications Guide Reference Set Volume 4 | 1996年 10月 1日 |
设计和开发
如需其他信息或资源，请查看下方列表，点击标题即可进入详情页面。
TMDSDSK5416 — TMS320C5416 DSP 入门套件 (DSK)
C5416 DSK 可以检测、诊断和校正 DSK 通信问题，更快地下载和逐步浏览代码，并利用实时数据交换 (RTDX?) 获得更高的吞吐量。
套件的所有内容包括：
- C5416 DSP 开发板 -
- C5416 DSK Code Composer Studio?v2.1 IDE
- 快速入门指南
- 技术参考资料
- (...)
TMDSEMU560V2STM-U — XDS560™ 软件 v2 系统跟踪 USB 调试探针
XDS560v2 是 XDS560™ 系列调试探针中性能非常出色的产品，同时支持传统 JTAG 标准 (IEEE1149.1) 和 cJTAG (IEEE1149.7)。请注意，它不支持串行线调试 (SWD)。
所有 XDS 调试探针在所有具有嵌入式跟踪缓冲器 (ETB) 的 ARM 和 DSP 处理器中均支持内核和系统跟踪。对于引脚上的跟踪，需要 XDS560v2 PRO TRACE。
XDS560v2 通过 MIPI HSPT 60 引脚连接器（带有多个用于 TI 14 引脚、TI 20 引脚和 ARM 20 引脚的适配器）连接到目标板，并通过 USB2.0 高速 (480Mbps) (...)
TMDSEMU560V2STM-UE — Spectrum Digital XDS560v2 系统跟踪 USB 和以太网
XDS560v2 System Trace 是 XDS560v2 系列高性能 TI 处理器调试探针（仿真器）的第一种型号。XDS560v2 是 XDS 系列调试探针中性能最高的一款，同时支持传统 JTAG 标准 (IEEE1149.1) 和 cJTAG (IEEE1149.7)。
XDS560v2 System Trace 在其巨大的外部存储器缓冲区中加入了系统引脚跟踪。这种外部存储器缓冲区适用于指定的 TI 器件，通过捕获相关器件级信息，获得准确的总线性能活动和吞吐量，并对内核和外设进行电源管理。此外，对于带有嵌入式缓冲跟踪器 (ETB) 的所有 ARM 和 DSP 处理器，所有 XDS (...)
PROCESSORS-3P-SEARCH — 基于 Arm® 的 MPU、基于 Arm 的 MCU 和 DSP 第三方搜索工具
搜索工具按产品类型划分为以下类别：
- 工具包括 IDE/编译器、调试和跟踪、仿真和建模软件以及闪存编程器。
- 操作系统包括 TI 处理器支持的操作系统。
- 应用软件是指应用特定的软件，包括在 TI 处理器上运行的中间件和库。
- SoM 是模块上系统解决方案
| 封装 | 引脚数 | 下载 |
|---|---|---|
| LQFP (PGF) | 176 | 了解详情 |
订购和质量
- RoHS
- REACH
- 器件标识
- 引脚镀层/焊球材料
- MSL 等级/回流焊峰值温度
- MTBF/时基故障估算
- 材料成分
- 认证摘要
- 持续可靠性监测