TB5T1

正在供货

5V 双路全双工 PECL 收发器

产品详情

Function Transceiver Protocols PECL Number of transmitters 2 Number of receivers 2 Supply voltage (V) 5 Signaling rate (MBits) 100 Input signal PECL, TTL Output signal PECL, TTL Rating Catalog Operating temperature range (°C) -40 to 85
Function Transceiver Protocols PECL Number of transmitters 2 Number of receivers 2 Supply voltage (V) 5 Signaling rate (MBits) 100 Input signal PECL, TTL Output signal PECL, TTL Rating Catalog Operating temperature range (°C) -40 to 85
SOIC (D) 16 59.4 mm² 9.9 x 6 SOIC (DW) 16 106.09 mm² 10.3 x 10.3
  • Functional Replacement for the Agere BTF1A
  • Driver Features
    • Third-State Logic Low Output
    • ESD Protection HBM > 3 kV, CDM > 2 kV
    • No Line Loading when VCC = 0
    • Capable of Driving 50- loads
    • 2.0-ns Maximum Propagation Delay
    • 0.2-ns Output Skew (typical)
  • Receiver Features
    • High-Input Impedance Approximately 8 k
    • 4.0-ns Maximum Propagation Delay
    • 50-mV Hysteresis
    • Slew Rate Limited (1 ns min 80% to 20%)
    • ESD Protection HBM > 3 kV, CDM > 2 kV
    • -1.1-V to 7.1-V Input Voltage Range
  • Common Device Features
    • Common Enable for Each Driver/Receiver Pair
    • Operating Temperature Range: -40°C to 85°C
    • Single 5.0 V ± 10% Supply
    • Available in Gull-Wing SOIC (JEDEC MS-013, DW) and SOIC (D) Package

  • Functional Replacement for the Agere BTF1A
  • Driver Features
    • Third-State Logic Low Output
    • ESD Protection HBM > 3 kV, CDM > 2 kV
    • No Line Loading when VCC = 0
    • Capable of Driving 50- loads
    • 2.0-ns Maximum Propagation Delay
    • 0.2-ns Output Skew (typical)
  • Receiver Features
    • High-Input Impedance Approximately 8 k
    • 4.0-ns Maximum Propagation Delay
    • 50-mV Hysteresis
    • Slew Rate Limited (1 ns min 80% to 20%)
    • ESD Protection HBM > 3 kV, CDM > 2 kV
    • -1.1-V to 7.1-V Input Voltage Range
  • Common Device Features
    • Common Enable for Each Driver/Receiver Pair
    • Operating Temperature Range: -40°C to 85°C
    • Single 5.0 V ± 10% Supply
    • Available in Gull-Wing SOIC (JEDEC MS-013, DW) and SOIC (D) Package

The TB5T1 device is a dual differential driver/receiver circuit that transmits and receives digital data over balanced transmission lines. The dual drivers translate input TTL logic levels to differential pseudo-ECL output levels. The dual receivers convert differential-input logic levels to TTL output levels. Each driver or receiver pair has its own common enable control allowing serial data and a control clock to be transmitted and received on a single integrated circuit. The TB5T1 requires the customer to supply termination resistors on the circuit board.

The power-down loading characteristics of the receiver input circuit are approximately 8 k relative to the power supplies; hence, it does not load the transmission line when the circuit is powered down.

In circuits with termination resistors, the line remains impedance- matched when the circuit is powered down. The driver does not load the line when it is powered down.

All devices are characterized for operation from -40°C to 85°C.

The logic inputs of this device include internal pull-up resistors of approximately 40 k that are connected to VCC to ensure a logical high level input if the inputs are open circuited.

The TB5T1 device is a dual differential driver/receiver circuit that transmits and receives digital data over balanced transmission lines. The dual drivers translate input TTL logic levels to differential pseudo-ECL output levels. The dual receivers convert differential-input logic levels to TTL output levels. Each driver or receiver pair has its own common enable control allowing serial data and a control clock to be transmitted and received on a single integrated circuit. The TB5T1 requires the customer to supply termination resistors on the circuit board.

The power-down loading characteristics of the receiver input circuit are approximately 8 k relative to the power supplies; hence, it does not load the transmission line when the circuit is powered down.

In circuits with termination resistors, the line remains impedance- matched when the circuit is powered down. The driver does not load the line when it is powered down.

All devices are characterized for operation from -40°C to 85°C.

The logic inputs of this device include internal pull-up resistors of approximately 40 k that are connected to VCC to ensure a logical high level input if the inputs are open circuited.

下载 观看带字幕的视频 视频

技术文档

star =有关此产品的 TI 精选热门文档
未找到结果。请清除搜索并重试。
查看全部 1
类型 标题 下载最新的英语版本 日期
* 数据表 TB5T1, Dual Differential PECL Driver/Receiver 数据表 (Rev. C) 2007年 10月 23日

设计和开发

如需其他信息或资源,请点击以下任一标题进入详情页面查看(如有)。

仿真模型

TB5T1DW IBIS Model

SLLC205.ZIP (15 KB) - IBIS Model
模拟工具

PSPICE-FOR-TI — 适用于 TI 设计和模拟工具的 PSpice®

PSpice® for TI 可提供帮助评估模拟电路功能的设计和仿真环境。此功能齐全的设计和仿真套件使用 Cadence® 的模拟分析引擎。PSpice for TI 可免费使用,包括业内超大的模型库之一,涵盖我们的模拟和电源产品系列以及精选的模拟行为模型。

借助 PSpice for TI 的设计和仿真环境及其内置的模型库,您可对复杂的混合信号设计进行仿真。创建完整的终端设备设计和原型解决方案,然后再进行布局和制造,可缩短产品上市时间并降低开发成本。

在 PSpice for TI 设计和仿真工具中,您可以搜索 TI (...)
模拟工具

TINA-TI — 基于 SPICE 的模拟仿真程序

TINA-TI 提供了 SPICE 所有的传统直流、瞬态和频域分析以及更多。TINA 具有广泛的后处理功能,允许您按照希望的方式设置结果的格式。虚拟仪器允许您选择输入波形、探针电路节点电压和波形。TINA 的原理图捕获非常直观 - 真正的“快速入门”。

TINA-TI 安装需要大约 500MB。直接安装,如果想卸载也很容易。我们相信您肯定会爱不释手。

TINA 是德州仪器 (TI) 专有的 DesignSoft 产品。该免费版本具有完整的功能,但不支持完整版 TINA 所提供的某些其他功能。

如需获取可用 TINA-TI 模型的完整列表,请参阅:SpiceRack - 完整列表 

需要 HSpice (...)

用户指南: PDF
英语版 (Rev.A): PDF
封装 引脚 下载
SOIC (D) 16 查看选项
SOIC (DW) 16 查看选项

订购和质量

包含信息:
  • RoHS
  • REACH
  • 器件标识
  • 引脚镀层/焊球材料
  • MSL 等级/回流焊峰值温度
  • MTBF/时基故障估算
  • 材料成分
  • 鉴定摘要
  • 持续可靠性监测
包含信息:
  • 制造厂地点
  • 封装厂地点

支持和培训

视频