SN74LVC125A
- 3-State Outputs
- Separate OE for all 4 buffers
- Operates From 1.65 V to 3.6 V
- Specified From –40°C to 85°C
and –40°C to 125°C - Inputs Accept Voltages to 5.5 V
- Max tpd of 4.8 ns at 3.3 V
- Typical VOLP (Output Ground Bounce)
< 0.8 V at VCC = 3.3 V, TA = 25°C - Typical VOHV (Output VOH Undershoot)
> 2 V at VCC = 3.3 V, TA = 25°C - Latch-Up Performance Exceeds 250 mA
Per JESD 17 - ESD Protection Exceeds JESD 22
- 2000-V Human-Body Model
- 200-V Machine Model
- 1000-V Charged-Device Model
- APPLICATIONS
- Cable Modem Termination Systems
- IP Phones: Wired and Wireless
- Optical Modules
- Optical Networking:
- EPON or Video Over Fiber
- Point-to-Point Microwave Backhaul
- Power: Telecom DC/DC Modules:
- Analog or Digital
- Private Branch Exchanges (PBX)
- TETRA Base Stations
- Telecom Base Band Units
- Telecom Shelters:
- Filter Units
- Power Distribution Units (PDU)
- Power Monitoring Units (PMU)
- Wireless Battery Monitoring
- Remote Electrical Tilt Units (RET)
- Remote Radio Units (RRU)
- Tower Mounted Amplifiers (TMA)
- Vector Signal Analyzers and Generators
- Video Conferencing: IP-Based HD
- WiMAX and Wireless Infrastructure Equipment
- Wireless Communications Testers
- xDSL Modems and DSLAM
All other trademarks are the property of their respective owners
This quadruple bus buffer gate is designed for 1.65-V to 3.6-V VCC operation.
The SN74LVC125A device features independent line drivers with 3-state outputs. Each output is disabled when the associated output-enable (OE) input is high.
To ensure the high-impedance state during power up or power down, OE should be tied to VCC through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.
Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of this device as a translator in a mixed 3.3-V/5-V system environment.
您可能感兴趣的相似产品
功能优于比较器件,可直接替换
技术文档
设计和开发
如需其他信息或资源,请查看下方列表,点击标题即可进入详情页面。
14-24-LOGIC-EVM — 支持 14 到 24 引脚 PW、DB、D、DW、NS、DYY 和 DGV 封装的通用逻辑 EVM
该 EVM 设计用于支持采用 14 至 24 引脚 D、DW、DB、NS、PW、DYY 或 DGV 封装的任何逻辑器件。
14-24-NL-LOGIC-EVM — 通用 14 至 24 引脚无铅封装评估模块
TIDA-00189 — 隔离式回路供电的热电偶发送器参考设计
封装 | 引脚数 | 下载 |
---|---|---|
SOIC (D) | 14 | 了解详情 |
SOP (NS) | 14 | 了解详情 |
SSOP (DB) | 14 | 了解详情 |
TSSOP (PW) | 14 | 了解详情 |
VQFN (RGY) | 14 | 了解详情 |
订购和质量
- RoHS
- REACH
- 器件标识
- 引脚镀层/焊球材料
- MSL 等级/回流焊峰值温度
- MTBF/时基故障估算
- 材料成分
- 认证摘要
- 持续可靠性监测