SN74CBTLV3857
- Enable Signal Is SSTL_2 Compatible
- Flow-Through Architecture Optimizes PCB Layout
- Designed for Use With 200 Mbit/s Double Data-Rate (DDR) SDRAM Applications
- Switch On-State Resistance Is Designed to Eliminate Series Resistor to DDR SDRAM
- Internal 10-k
Pulldown Resistors to Ground on B Port - Internal 50-k
Pullup Resistor on Output-Enable Input - Rail-to-Rail Switching on Data I/O Ports
- Ioff Supports Partial-Power-Down Mode Operation
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
This 10-bit FET bus switch is designed for 3-V to 3.6-V VCC operation and SSTL_2 output-enable (OE\) input levels.
When OE\ is low, the 10-bit bus switch is on, and port A is connected to port B. When OE\ is high, the switch is open, and
the high-impedance state exists between the two ports. There are 10-k
pulldown resistors
to ground on the B port.
The FET switch on-state resistance is designed to replace the series terminating resistor in the SSTL_2 data path.
This device is fully specified for partial-power-down applications using Ioff. The Ioff feature ensures that damaging current will not backflow through the device when it is powered down. The device has isolation during power off.
技术文档
| 顶层文档 | 类型 | 标题 | 格式选项 | 下载最新的英语版本 | 日期 | |
|---|---|---|---|---|---|---|
| * | 数据表 | SN74CBTLV3857 数据表 (Rev. E) | 2003-10-13 | |||
| 应用手册 | 选择正确的德州仪器 (TI) 信号开关 (Rev. E) | PDF | HTML | 英语版 (Rev.E) | PDF | HTML | 2022-8-5 | |
| 应用手册 | 多路复用器和信号开关词汇表 (Rev. B) | 英语版 (Rev.B) | PDF | HTML | 2022-3-11 | ||
| 应用简报 | 利用关断保护信号开关消除电源时序 (Rev. C) | 英语版 (Rev.C) | PDF | HTML | 2021-10-21 |
设计与开发
如需其他信息或资源,请点击以下任一标题进入详情页面查看(如有)。
LEADED-ADAPTER1 — 表面贴装转 DIP 接头适配器,用于快速测试 TI 的 5、8、10、16 和 24 引脚引线式封装。
EVM-LEADED1 电路板可用于对 TI 的常见引线式封装进行快速测试和电路板试验。 该电路板具有足够的空间,可将 TI 的 D、DBQ、DCT、DCU、DDF、DGS、DGV 和 PW 表面贴装封装转换为 100mil DIP 接头。
| 封装 | 引脚 | CAD 符号、封装和 3D 模型 |
|---|---|---|
| SOIC (DW) | 24 | Ultra Librarian |