主页 逻辑和电压转换 逻辑门 或门
主页
逻辑和电压转换
逻辑门
或门

SN74AUC1G32

正在供货

单通道、2 输入、0.8V 至 2.7V、超高速 (2.4ns) 或门

立即订购
数据表

SN74AUC1G32

正在供货
数据表 立即订购

产品详情

Technology family AUC Number of channels 1 Inputs per channel 2 IOL (max) (mA) 9 IOH (max) (mA) -9 Input type Standard CMOS Output type Push-Pull Features Over-voltage tolerant inputs, Partial power down (Ioff), Ultra high speed (tpd <5ns) Data rate (max) (Mbps) 250 Rating Catalog Operating temperature range (°C) -40 to 85
Technology family AUC Number of channels 1 Inputs per channel 2 IOL (max) (mA) 9 IOH (max) (mA) -9 Input type Standard CMOS Output type Push-Pull Features Over-voltage tolerant inputs, Partial power down (Ioff), Ultra high speed (tpd <5ns) Data rate (max) (Mbps) 250 Rating Catalog Operating temperature range (°C) -40 to 85
SOT-23 (DBV) 5 8.12 mm² (2.9 mm × 2.8 mm) SOT-SC70 (DCK) 5 4.2 mm² (2 mm × 2.1 mm) DSBGA (YZP) 5 2.1875 mm² (— mm × — mm) SOT-5X3 (DRL) 5 2.56 mm² (1.6 mm × 1.6 mm)
  • Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
  • ESD Protection Exceeds JESD 22
    • 2000-V Human-Body Model (A114-A)
    • 1000-V Charged-Device Model (C101)
  • Available in the Texas Instruments NanoFree™ Package
  • Optimized for 1.8-V Operation and Is 3.6-V I/O Tolerant to Support Mixed-Mode Signal Operation
  • Ioff Partial-Power-Down Mode and Back Drive Protection
  • Sub-1-V Operable
  • Max tpd of 2.4 ns at 1.8 V
  • Low Power Consumption, 10-µA Maximum ICC
  • ±8-mA Output Drive at 1.8 V
  • Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
  • ESD Protection Exceeds JESD 22
    • 2000-V Human-Body Model (A114-A)
    • 1000-V Charged-Device Model (C101)
  • Available in the Texas Instruments NanoFree™ Package
  • Optimized for 1.8-V Operation and Is 3.6-V I/O Tolerant to Support Mixed-Mode Signal Operation
  • Ioff Partial-Power-Down Mode and Back Drive Protection
  • Sub-1-V Operable
  • Max tpd of 2.4 ns at 1.8 V
  • Low Power Consumption, 10-µA Maximum ICC
  • ±8-mA Output Drive at 1.8 V

This single 2-input positive-OR gate is operational at 0.8-V to 2.7-V VCC, but is designed specifically for 1.65-V to 1.95-V VCC operation.

The SN74AUC1G32 device performs the Boolean function in positive logic.

NanoFree™ package technology is a major breakthrough in IC packaging concepts, using the die as the package.

This device is fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

For more information about AUC Little Logic devices, see Applications of Texas Instruments AUC Sub-1-V Little Logic Devices, SCEA027.

This single 2-input positive-OR gate is operational at 0.8-V to 2.7-V VCC, but is designed specifically for 1.65-V to 1.95-V VCC operation.

The SN74AUC1G32 device performs the Boolean function in positive logic.

NanoFree™ package technology is a major breakthrough in IC packaging concepts, using the die as the package.

This device is fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

For more information about AUC Little Logic devices, see Applications of Texas Instruments AUC Sub-1-V Little Logic Devices, SCEA027.

filter 查找其他 或门
下载 观看带字幕的视频 视频

您可能感兴趣的相似产品

open-in-new 比较替代产品
功能与比较器件相同且具有相同引脚。
SN74LV1T32 正在供货 具有逻辑电平转换器的单电源 2 输入正或门 Voltage range 1.6V to 5.5V, average propagation delay 7ns, average drive strength 8mA
功能与比较器件相似。
SN74AC32 正在供货 4 通道、双输入、2V 至 6V、高速 (7ns) 24mA 驱动强度或门 Voltage range 2V to 6V, average propagation delay 7ns, average drive strength 24mA

技术文档

未找到结果。请清除搜索并重试。
查看全部 1
顶层文档 类型 标题 格式选项 下载最新的英语版本 日期
* 数据表 SN74AUC1G32 Single 2-Input Positive-OR Gate 数据表 (Rev. P) PDF | HTML 2017-6-8

设计与开发

如需其他信息或资源，请点击以下任一标题进入详情页面查看（如有）。

评估板

5-8-LOGIC-EVM — 支持 5 至 8 引脚 DCK、DCT、DCU、DRL 和 DBV 封装的通用逻辑评估模块

灵活的 EVM 设计用于支持具有 5 至 8 引脚数且采用 DCK、DCT、DCU、DRL 或 DBV 封装的任何器件。
用户指南: PDF
支持的产品和硬件
有库存
限制：
??asset.out-of-stock-ti_zh_CN??
无货
仿真模型

HSPICE Model of SN74AUC1G32

SCEJ134.ZIP (42 KB) - HSpice 模型
支持的产品和硬件
仿真模型

SN74AUC1G32 Behavioral SPICE Model

SCEM720.ZIP (7 KB) - PSpice 模型
支持的产品和硬件
仿真模型

SN74AUC1G32 IBIS Model (Rev. B)

SCEM224 (302 KB) - IBIS 模型
支持的产品和硬件
参考设计

TIDEP0036 — 使用 TMS320C6657 实现高效 OPUS 编解码器解决方案的参考设计

TIDEP0036 参考设计提供了一个在 TMS320C6657 器件上轻松运行 TI 优化型 Opus 编码器/解码器的示例。由于 Opus 支持多种比特率、帧大小和采样率，所有这些都具有较低的延迟，因此它适用于语音通信、联网音频甚至高性能音频处理应用。   此设计还重点介绍了在 DSP 上实施 Opus 编解码器时与在 ARM 等通用处理器上实施 Opus 编解码器时所实现的性能改进。  根据常规用途处理器上运行的代码的优化级别，在 C66x TI DSP 内核上实现 Opus 编解码器的性能可以是 ARM CORTEX A-15 实现方案的 3 倍。TMS320C66x DSP (...)

支持的产品和硬件
封装 引脚 CAD 符号、封装和 3D 模型
SOT-23 (DBV) 5 Ultra Librarian
SOT-SC70 (DCK) 5 Ultra Librarian
DSBGA (YZP) 5 Ultra Librarian
SOT-5X3 (DRL) 5 Ultra Librarian
适用于评估类项目的 TI 标准条款与条件。

订购和质量

支持和培训

可获得 TI 工程师技术支持的 TI E2E™ 论坛

查看全部论坛主题 查看英文版全部论坛主题

所有内容均由 TI 和社区贡献者按“原样”提供，并不构成 TI 规范。请参阅使用条款。

如果您对质量、包装或订购 TI 产品有疑问，请参阅 TI 支持。​​​​​​​​​​​​​​

视频