产品详情

Technology family AS Bits (#) 9 Rating Catalog Operating temperature range (°C) 0 to 70
Technology family AS Bits (#) 9 Rating Catalog Operating temperature range (°C) 0 to 70
PDIP (N) 14 181.42 mm² 19.3 x 9.4 SOP (NS) 14 79.56 mm² 10.2 x 7.8
  • Generate Either Odd or Even Parity for Nine Data Lines
  • Cascadable for n-Bit Parity
  • Can Be Used to Upgrade Existing Systems Using MSI Parity Circuits
  • Package Options Include Plastic Small-Outline (D) Packages and Standard Plastic (N) 300-mil DIPs
  • Generate Either Odd or Even Parity for Nine Data Lines
  • Cascadable for n-Bit Parity
  • Can Be Used to Upgrade Existing Systems Using MSI Parity Circuits
  • Package Options Include Plastic Small-Outline (D) Packages and Standard Plastic (N) 300-mil DIPs

These universal 9-bit parity generators/checkers utilize advanced Schottky high-performance

circuitry and feature odd ( ODD) and even ( EVEN) outputs to facilitate operation of either odd- or even-parity applications. The word-length capability is easily expanded by cascading.

These devices can be used to upgrade the performance of most systems utilizing the SN74ALS180 and SN74AS180 parity generators/checkers. Although the SN74ALS280 and SN74AS280 are implemented without expander inputs, the corresponding function is provided by the availability of an input (I) at terminal 4 and the absence of any internal connection at terminal 3. This permits the SN74ALS280 and SN74AS280 to be substituted for the SN74ALS180 and SN74AS180 in existing designs to produce an identical function even if the devices are mixed with existing SN74ALS180 and SN74AS180 devices.

All SN74AS280 inputs are buffered to lower the drive requirements.

The SN74ALS280 and SN74AS280 are characterized for operation from 0°C to 70°C.

 

 

These universal 9-bit parity generators/checkers utilize advanced Schottky high-performance

circuitry and feature odd ( ODD) and even ( EVEN) outputs to facilitate operation of either odd- or even-parity applications. The word-length capability is easily expanded by cascading.

These devices can be used to upgrade the performance of most systems utilizing the SN74ALS180 and SN74AS180 parity generators/checkers. Although the SN74ALS280 and SN74AS280 are implemented without expander inputs, the corresponding function is provided by the availability of an input (I) at terminal 4 and the absence of any internal connection at terminal 3. This permits the SN74ALS280 and SN74AS280 to be substituted for the SN74ALS180 and SN74AS180 in existing designs to produce an identical function even if the devices are mixed with existing SN74ALS180 and SN74AS180 devices.

All SN74AS280 inputs are buffered to lower the drive requirements.

The SN74ALS280 and SN74AS280 are characterized for operation from 0°C to 70°C.

 

 

下载 观看带字幕的视频 视频

您可能感兴趣的相似产品

open-in-new 比较替代产品
功能与比较器件相同但引脚有所不同
CD74HC280 正在供货 高速 CMOS 逻辑 9 位奇偶校验发生器/校验器 Larger voltage range (2V to 6V), longer average propagation delay (20ns)
功能与比较器件相似
SN74LVC1G386 正在供货 单路 3 输入、1.65V 至 5.5V XOR(异或)门 Voltage range (1.65V to 5.5V), average drive strength (24mA), average propagation delay (5.5ns)

技术文档

star =有关此产品的 TI 精选热门文档
未找到结果。请清除搜索并重试。
查看全部 12
类型 标题 下载最新的英语版本 日期
* 数据表 9-Bit Parity Generators/Checkers 数据表 (Rev. C) 1994年 12月 1日
选择指南 Logic Guide (Rev. AB) 2017年 6月 12日
应用手册 Understanding and Interpreting Standard-Logic Data Sheets (Rev. C) 2015年 12月 2日
选择指南 逻辑器件指南 2014 (Rev. AA) 最新英语版本 (Rev.AB) 2014年 11月 17日
用户指南 LOGIC Pocket Data Book (Rev. B) 2007年 1月 16日
应用手册 Semiconductor Packing Material Electrostatic Discharge (ESD) Protection 2004年 7月 8日
应用手册 TI IBIS File Creation, Validation, and Distribution Processes 2002年 8月 29日
应用手册 使用逻辑器件进行设计 (Rev. C) 1997年 6月 1日
应用手册 Advanced Schottky Load Management 1997年 2月 1日
应用手册 Input and Output Characteristics of Digital Integrated Circuits 1996年 10月 1日
应用手册 Live Insertion 1996年 10月 1日
应用手册 Advanced Schottky (ALS and AS) Logic Families 1995年 8月 1日

设计和开发

如需其他信息或资源,请点击以下任一标题进入详情页面查看(如有)。

评估板

14-24-LOGIC-EVM — 采用 14 引脚至 24 引脚 D、DB、DGV、DW、DYY、NS 和 PW 封装的逻辑产品通用评估模块

14-24-LOGIC-EVM 评估模块 (EVM) 旨在支持采用 14 引脚至 24 引脚 D、DW、DB、NS、PW、DYY 或 DGV 封装的任何逻辑器件。

用户指南: PDF | HTML
英语版 (Rev.B): PDF | HTML
TI.com 上无现货
封装 引脚 下载
PDIP (N) 14 查看选项
SOP (NS) 14 查看选项

订购和质量

包含信息:
  • RoHS
  • REACH
  • 器件标识
  • 引脚镀层/焊球材料
  • MSL 等级/回流焊峰值温度
  • MTBF/时基故障估算
  • 材料成分
  • 鉴定摘要
  • 持续可靠性监测
包含信息:
  • 制造厂地点
  • 封装厂地点

支持和培训

视频