SN54AC74-SP
- 2-V to 6-V VCC Operation
- Inputs Accept Voltages to 6 V
- Max tpd of 10 ns at 5 V
The AC74 devices are dual positive-edge-triggered D-type flip-flops.
A low level at the preset (PRE)\ or clear (CLR)\ input sets or resets the outputs, regardless of the levels of the other inputs. When PRE\ and CLR\ are inactive (high), data at the data (D) input meeting the setup-time requirements is transferred to the outputs on the positive-going edge of the clock pulse. Clock triggering occurs at a voltage level and is not directly related to the rise time of the clock pulse. Following the hold-time interval, data at D can be changed without affecting the levels at the outputs.
您可能感兴趣的相似产品
功能与比较器件相同但引脚有所不同
技术文档
未找到结果。请清除搜索并重试。
查看全部 20 设计和开发
如需其他信息或资源,请点击以下任一标题进入详情页面查看(如有)。
订购和质量
包含信息:
- RoHS
- REACH
- 器件标识
- 引脚镀层/焊球材料
- MSL 等级/回流焊峰值温度
- MTBF/时基故障估算
- 材料成分
- 鉴定摘要
- 持续可靠性监测
包含信息:
- 制造厂地点
- 封装厂地点