SM320DM355-EP
- High-Performance Digital Media System-on-Chip
- 135-, 216-, and 270-MHz ARM926EJ-S Clock
Rate; and Up to 216 MHz in M-Temp (M216EP) - Fully Software-Compatible With ARM9™
- 135-, 216-, and 270-MHz ARM926EJ-S Clock
- ARM926EJ-S Core
- Support for 32-Bit and 16-Bit (Thumb Mode)
Instruction Sets - DSP Instruction Extensions and Single Cycle MAC
- ARM® Jazelle® Technology
- EmbeddedICE-RT™ Logic for Real-Time Debug
- Support for 32-Bit and 16-Bit (Thumb Mode)
- ARM9 Memory Architecture
- 16K-Byte Instruction Cache
- 8K-Byte Data Cache
- 32K-Byte RAM
- 8K-Byte ROM
- Little Endian
- MPEG4/JPEG Coprocessor
- Fixed Function Coprocessor Supports:
- MPEG4 SP Codec at HD (720p), D1, VGA, SIF
- JPEG Codec up to 50M Pixels per Second
- Fixed Function Coprocessor Supports:
- Video Processing Subsystem
- Front End Provides:
- Hardware IPIPE for Real-Time Image Processing
- Up to 14-bit CCD/CMOS Digital Interface
- 16-/8-bit Generic YcBcR-4:2 Interface (BT.601)
- 10-/8-bit CCIR6565/BT655 Interface
- Up to 75-MHz Pixel Clock
- Histogram Module
- Resize Engine
- Resize Images From 1/16x to 8x
- Separate Horizontal/Vertical Control
- Two Simultaneous Output Paths
- Back End Provides:
- Hardware On-Screen Display (OSD)
- Composite NTSC/PAL video encoder output
- 8-/16-bit YCC and Up to 18-Bit RGB666
Digital Output - BT.601/BT.656 Digital YCbCr 4:2:2
(8-/16-Bit) Interface - Supports digital HDTV (720p/1080i) output for
connection to external encoder
- Front End Provides:
- External Memory Interfaces (EMIFs)
- DDR2 and mDDR SDRAM 16-bit wide EMIF
With 256 MByte Address Space (1.8-V I/O) - Asynchronous16-/8-bit Wide EMIF (AEMIF)
- Flash Memory Interfaces
- NAND (8-/16-bit Wide Data)
- OneNAND(16-bit Wide Data)
- Flash Memory Interfaces
- DDR2 and mDDR SDRAM 16-bit wide EMIF
- Flash Card Interfaces
- Two Multimedia Card (MMC) / Secure
Digital (SD/SDIO) - SmartMedia
- Two Multimedia Card (MMC) / Secure
- Enhanced Direct-Memory-Access (EDMA)
Controller (64 Independent Channels) - USB Port with Integrated 2.0 High-Speed PHY
that Supports- USB 2.0 Full and High-Speed Device
- USB 2.0 Low, Full, and High-Speed Host
- Three 64-Bit General-Purpose Timers (each
configurable as two 32-bit timers) - One 64-Bit Watch Dog Timer
- Three UARTs (One fast UART with RTS and
CTS Flow Control) - Three Serial Port Interfaces (SPI) each with
two Chip-Selects - One Master/Slave Inter-Integrated Circuit (I2C) Bus®
- Two Audio Serial Port (ASP)
- I2S and TDM I2S
- AC97 Audio Codec Interface
- S/PDIF via Software
- Standard Voice Codec Interface (AIC12)
- SPI Protocol (Master Mode Only)
- Four Pulse Width Modulator (PWM) Outputs
- Four RTO (Real Time Out) Outputs
- Up to 104 General-Purpose I/O (GPIO) Pins
(Multiplexed with Other Device Functions) - On-Chip ARM ROM Bootloader (RBL) to Boot
From NAND Flash, MMC/SD, USB, or UART - Configurable Power-Saving Modes
- Crystal or External Clock Input (typically
24 MHz or 36 MHz) - Flexible PLL Clock Generators
- Debug Interface Support
- IEEE-1149.1 (JTAG) Boundary-Scan-Compatible
- ETB™ (Embedded Trace Buffer™) with
4K-Bytes Trace Buffer memory - Device Revision ID Readable by ARM
- 337-Pin Ball Grid Array (BGA) Package
(GCE Suffix), 0.65-mm Ball Pitch - 90nm Process Technology
- 3.3-V and 1.8-V I/O, 1.3-V Internal
- SUPPORTS DEFENSE, AEROSPACE, AND MEDICAL APPLICATIONS
- Controlled Baseline
- One Assembly/Test Site
- One Fabrication Site
- Available in Military (–55°C/125°C)
Temperature Range(1) - Extended Product Life Cycle
- Extended Product-Change Notification
- Product Traceability
(1) Additional temperature ranges are available - contact factory
Windows is a trademark of Microsoft.
All other trademarks are the property of their respective owners.
The DM355 is a highly integrated, programmable platform for digital still camera, digital photo frames, IP security cameras, 4-channel digital video recorders, video door bell application, and other low cost portable digital video applications. Designed to offer portable video designers and manufacturers the ability to produce affordable portable digital video solutions with high picture quality, the DM355 combines high performance MPEG4 HD (720p) codecs and JPEG codecs up to 50M pixels per second, high quality, and low power consumption at a very low price point. The DM355 also enables seamless interface to most additional external devices required for a complete digital camera implementation. The interface is flexible enough to support various types of CCD and CMOS sensors, signal conditioning circuits, power management, DDR/mDDR memory, SRAM, NAND, shutter, Iris and auto-focus motor controls, etc.
The DM355 processor core is an ARM926EJ-S RISC processor. The ARM926EJ-S is a 32-bit processor core that performs 32-bit and 16-bit instructions and processes 32-bit, 16-bit, and
8-bit data. The core uses pipelining so that all parts of the processor and memory system can operate continuously. The ARM core incorporates:
- A coprocessor 15 (CP15) and protection module
- Data and program Memory Management Units (MMUs) with table look-aside buffers.
- Separate 16K-byte instruction and 8K-byte data caches. Both are four-way associative with virtual index virtual tag (VIVT).
DM355 performance is enhanced by its MPEG4/JPEG coprocessor. The MPEG4/JPEG coprocessor performs the computational operations required for image processing; JPEG compression and MPEG4 video and imaging standard. The MPEG4/JPEG coprocessor supports MPEG4 SP at HD (720p), D1, VGA, SIF encode/decode resolutions and JPEG encode/decode up to 50M pixels per second.
The DM355 device has a Video Processing Subsystem (VPSS) with two configurable video/imaging peripherals:
- A Video Processing Front-End (VPFE)
- A Video Processing Back-End (VPBE)
The VPFE port provides an interface for CCD/CMOS imager modules and video decoders. The VPBE provides hardware On Screen Display (OSD) support and composite NTSC/PAL and digital LCD output.
The DM355 peripheral set includes:
- An inter-integrated circuit (I2C) Bus interface
- Two audio serial ports (ASP)
- Three 64-bit general-purpose timers each configurable as two independent 32-bit timers
- A 64-bit watchdog timer
- Up to 104-pins of general-purpose input/output (GPIO) with programmable interrupt/event generation modes, multiplexed with other peripherals
- Three UARTs with hardware handshaking support on one UART
- Three serial port Interfaces (SPI)
- Four pulse width modulator (PWM) peripherals
- Four real time out (RTO) outputs
- Two Multi-Media Card / Secure Digital (MMC/SD/SDIO) interfaces
- Wireless interfaces (Bluetooth, WLAN, WUSB) through SDIO
- A USB 2.0 full and high-speed device and host interface
- Two external memory interfaces:
- An asynchronous external memory interface (AEMIF) for slower memories/peripherals such as NAND and OneNAND,
- A high speed synchronous memory interface for DDR2/mDDR.
For software development support the DM355 has a complete set of ARM development tools which ninclude: C compilers, assembly optimizers to simplify programming and scheduling, and a Windows™ debugger interface for visibility into source code execution.
技术文档
| 类型 | 项目标题 | 下载最新的英语版本 | 日期 | |||
|---|---|---|---|---|---|---|
| * | 数据表 | Digital Media System-on-Chip (DMSoC) 数据表 | 2009年 7月 31日 | |||
| * | VID | SM320DM355-EP VID V6209643 | 2016年 6月 21日 | |||
| * | 辐射与可靠性报告 | SM32DM355GCEM216EP Reliability Report | 2011年 8月 26日 |
设计和开发
如需其他信息或资源，请查看下方列表，点击标题即可进入详情页面。
TMDSEMU200-U — XDS200 USB 调试探针
XDS200 是用于调试 TI 嵌入式器件的调试探针（仿真器）。与低成本的 XDS110 和高性能的 XDS560v2 相比，XDS200 在低成本和高性能之间实现了平衡；并在单个仓体中支持广泛的标准（IEEE1149.1、IEEE1149.7、SWD）。所有 XDS 调试探针在所有具有嵌入式跟踪缓冲器 (ETB) 的 Arm® 和 DSP 处理器中均支持内核和系统跟踪。对于引脚上的内核跟踪，则需要使用 XDS560v2 PRO TRACE。
XDS200 通过 TI 20 引脚连接器（带有适用于 TI 14 引脚、Arm Cortex® 10 引脚和 Arm 20 (...)
TMDSEMU560V2STM-U — XDS560™ 软件 v2 系统跟踪 USB 调试探针
XDS560v2 是 XDS560™ 系列调试探针中性能非常出色的产品，同时支持传统 JTAG 标准 (IEEE1149.1) 和 cJTAG (IEEE1149.7)。请注意，它不支持串行线调试 (SWD)。
所有 XDS 调试探针在所有具有嵌入式跟踪缓冲器 (ETB) 的 ARM 和 DSP 处理器中均支持内核和系统跟踪。对于引脚上的跟踪，需要 XDS560v2 PRO TRACE。
XDS560v2 通过 MIPI HSPT 60 引脚连接器（带有多个用于 TI 14 引脚、TI 20 引脚和 ARM 20 引脚的适配器）连接到目标板，并通过 USB2.0 高速 (480Mbps) (...)
TMDSEMU560V2STM-UE — Spectrum Digital XDS560v2 系统跟踪 USB 和以太网
XDS560v2 System Trace 是 XDS560v2 系列高性能 TI 处理器调试探针（仿真器）的第一种型号。XDS560v2 是 XDS 系列调试探针中性能最高的一款，同时支持传统 JTAG 标准 (IEEE1149.1) 和 cJTAG (IEEE1149.7)。
XDS560v2 System Trace 在其巨大的外部存储器缓冲区中加入了系统引脚跟踪。这种外部存储器缓冲区适用于指定的 TI 器件，通过捕获相关器件级信息，获得准确的总线性能活动和吞吐量，并对内核和外设进行电源管理。此外，对于带有嵌入式缓冲跟踪器 (ETB) 的所有 ARM 和 DSP 处理器，所有 XDS (...)
PROCESSORS-3P-SEARCH — 基于 Arm® 的 MPU、基于 Arm 的 MCU 和 DSP 第三方搜索工具
搜索工具按产品类型划分为以下类别：
- 工具包括 IDE/编译器、调试和跟踪、仿真和建模软件以及闪存编程器。
- 操作系统包括 TI 处理器支持的操作系统。
- 应用软件是指应用特定的软件，包括在 TI 处理器上运行的中间件和库。
- SoM 是模块上系统解决方案
| 封装 | 引脚数 | 下载 |
|---|---|---|
| NFBGA (GCE) | 337 | 了解详情 |
订购和质量
- RoHS
- REACH
- 器件标识
- 引脚镀层/焊球材料
- MSL 等级/回流焊峰值温度
- MTBF/时基故障估算
- 材料成分
- 认证摘要
- 持续可靠性监测