产品详情

Resolution (Bits) 16 Number of channels 3 Sample rate (Msps) 45 Gain (min) (dB) -3 Gain (max) (dB) 17.9 Pd (typ) (mW) 505 Supply voltage (max) (V) 3.3 Operating temperature range (°C) 0 to 70 Output data format CMOS, LVDS Rating Catalog
Resolution (Bits) 16 Number of channels 3 Sample rate (Msps) 45 Gain (min) (dB) -3 Gain (max) (dB) 17.9 Pd (typ) (mW) 505 Supply voltage (max) (V) 3.3 Operating temperature range (°C) 0 to 70 Output data format CMOS, LVDS Rating Catalog
TSSOP (DGG) 48 101.25 mm² 12.5 x 8.1
  • LVDS/CMOS Outputs
  • LVDS/CMOS Pixel Rate Input Clock or ADC Input Clock
  • CDS or S/H Processing for CCD or CIS Sensors
  • Independent Gain/Offset Correction for Each Channel
  • Digital Black Level Correction Loop for Each Channel
  • Programmable Input Clamp Voltage
  • Flexible CCD/CIS Sensor Timing Generator
  • Key Specifications
    • Maximum Input Level: 1.2 or 2.4 Volt Modes
      • (Both with + or – Polarity Option)
    • ADC Resolution: 16-Bit
    • ADC Sampling Rate: 45 MSPS
    • INL: ±23 LSB (Typ)
    • Channel Sampling Rate: 15/22.5/30 MSPS
    • PGA Gain Steps: 256 Steps
    • PGA Gain Range: 0.7 to 7.84x
    • Analog DAC Resolution: ±9 Bits
    • Analog DAC Range: ±300 mV or ±600 mV
    • Digital DAC Resolution: ±6 Bits
    • Digital DAC Range: –1024 LSB to + 1008 LSB
    • SNR: –74dB (at 0 dB PGA Gain)
    • Power Dissipation: 505 mW (LVDS) 610 mW (CMOS)
    • Operating Temp: 0 to 70°C
    • Supply Voltage: 3.3 V Nominal (3.0 V to 3.6 V Range)
  • LVDS/CMOS Outputs
  • LVDS/CMOS Pixel Rate Input Clock or ADC Input Clock
  • CDS or S/H Processing for CCD or CIS Sensors
  • Independent Gain/Offset Correction for Each Channel
  • Digital Black Level Correction Loop for Each Channel
  • Programmable Input Clamp Voltage
  • Flexible CCD/CIS Sensor Timing Generator
  • Key Specifications
    • Maximum Input Level: 1.2 or 2.4 Volt Modes
      • (Both with + or – Polarity Option)
    • ADC Resolution: 16-Bit
    • ADC Sampling Rate: 45 MSPS
    • INL: ±23 LSB (Typ)
    • Channel Sampling Rate: 15/22.5/30 MSPS
    • PGA Gain Steps: 256 Steps
    • PGA Gain Range: 0.7 to 7.84x
    • Analog DAC Resolution: ±9 Bits
    • Analog DAC Range: ±300 mV or ±600 mV
    • Digital DAC Resolution: ±6 Bits
    • Digital DAC Range: –1024 LSB to + 1008 LSB
    • SNR: –74dB (at 0 dB PGA Gain)
    • Power Dissipation: 505 mW (LVDS) 610 mW (CMOS)
    • Operating Temp: 0 to 70°C
    • Supply Voltage: 3.3 V Nominal (3.0 V to 3.6 V Range)

The LM98714 is a fully integrated, high performance 16-Bit, 45 MSPS signal processing solution for digital color copiers, scanners, and other image processing applications. High-speed signal throughput is achieved with an innovative architecture utilizing Correlated Double Sampling (CDS), typically employed with CCD arrays, or Sample and Hold (S/H) inputs (for Contact Image Sensors and CMOS image sensors). The signal paths utilize 8 bit Programmable Gain Amplifiers (PGA), a ±9-Bit offset correction DAC and independently controlled Digital Black Level correction loops for each input. The PGA and offset DAC are programmed independently allowing unique values of gain and offset for each of the three inputs. The signals are then routed to a 45 MHz high performance analog-to-digital converter (ADC). The fully differential processing channel shows exceptional noise immunity, having a very low noise floor of –74dB. The 16-bit ADC has excellent dynamic performance making the LM98714 transparent in the image reproduction chain.

The LM98714 is a fully integrated, high performance 16-Bit, 45 MSPS signal processing solution for digital color copiers, scanners, and other image processing applications. High-speed signal throughput is achieved with an innovative architecture utilizing Correlated Double Sampling (CDS), typically employed with CCD arrays, or Sample and Hold (S/H) inputs (for Contact Image Sensors and CMOS image sensors). The signal paths utilize 8 bit Programmable Gain Amplifiers (PGA), a ±9-Bit offset correction DAC and independently controlled Digital Black Level correction loops for each input. The PGA and offset DAC are programmed independently allowing unique values of gain and offset for each of the three inputs. The signals are then routed to a 45 MHz high performance analog-to-digital converter (ADC). The fully differential processing channel shows exceptional noise immunity, having a very low noise floor of –74dB. The 16-bit ADC has excellent dynamic performance making the LM98714 transparent in the image reproduction chain.

下载 观看带字幕的视频 视频

技术文档

star =有关此产品的 TI 精选热门文档
未找到结果。请清除搜索并重试。
查看全部 4
类型 标题 下载最新的英语版本 日期
* 数据表 LM98714 Three Channel, 16-Bit, 45 MSPS Analog Front End With LVDS/CMOS Output and Integrated CCD/CIS Sensor Timing Generator 数据表 (Rev. B) PDF | HTML 2017年 4月 3日
应用手册 AN-1538 Interfacing Nationals DS90CR218A and LM98714 (Rev. C) 2013年 4月 26日
白皮书 Simplify CCD/CIS Image Capturing with a 3-Channel 16-Bit AFE/Timing 2007年 5月 18日
应用手册 Application Note 1538 Interfacing Nationals DS90CR218A and LM98714 (cn) 2007年 3月 17日

设计和开发

如需其他信息或资源,请点击以下任一标题进入详情页面查看(如有)。

仿真模型

LM98714 IBIS Model

SNAM026.ZIP (20 KB) - IBIS Model
模拟工具

PSPICE-FOR-TI — PSpice® for TI 设计和仿真工具

PSpice® for TI 可提供帮助评估模拟电路功能的设计和仿真环境。此功能齐全的设计和仿真套件使用 Cadence® 的模拟分析引擎。PSpice for TI 可免费使用,包括业内超大的模型库之一,涵盖我们的模拟和电源产品系列以及精选的模拟行为模型。

借助 PSpice for TI 的设计和仿真环境及其内置的模型库,您可对复杂的混合信号设计进行仿真。创建完整的终端设备设计和原型解决方案,然后再进行布局和制造,可缩短产品上市时间并降低开发成本。 

在 PSpice for TI 设计和仿真工具中,您可以搜索 TI (...)
封装 引脚 CAD 符号、封装和 3D 模型
TSSOP (DGG) 48 Ultra Librarian

订购和质量

包含信息:
  • RoHS
  • REACH
  • 器件标识
  • 引脚镀层/焊球材料
  • MSL 等级/回流焊峰值温度
  • MTBF/时基故障估算
  • 材料成分
  • 鉴定摘要
  • 持续可靠性监测
包含信息:
  • 制造厂地点
  • 封装厂地点

推荐产品可能包含与 TI 此产品相关的参数、评估模块或参考设计。

支持和培训

视频