返回页首

产品详细信息

参数

Function Serializer Color depth (bpp) 18 Pixel clock min (MHz) 5 Pixel clock (Max) (MHz) 35 Input compatibility LVCMOS Output compatibility FPD-Link LVDS Features LOCK Output, All Codes RDL to Support Live-Pluggable Applications, Embedded Clock CDR, User-Selectable Clock Edge for Parallel Data on Both Transmitter and Receiver Signal conditioning Pre-Emphasis, VOD Select EMI reduction Progressive Turn On (PTO), LVDS Diagnostics Total throughput (Mbps) 840 Rating Catalog Operating temperature range (C) -40 to 105 open-in-new 查找其它 摄像机 SerDes

封装|引脚|尺寸

TQFP (PFB) 48 81 mm² 9 x 9 open-in-new 查找其它 摄像机 SerDes

特性

  • 5-MHz to 35-MHz Clock Embedded and DC-Balancing 24:1 and 1:24 Data Transmissions
  • User Defined Pre-Emphasis Driving Ability Through External Resistor on LVDS Outputs and Capable to Drive Up to 10-Meter Shielded Twisted-Pair Cable
  • User-Selectable Clock Edge for Parallel Data on Both Transmitter and Receiver
  • Internal DC Balancing Encode and Decode (Supports AC-Coupling Interface With No External Coding Required)
  • Individual Power-Down Controls for Both Transmitter and Receiver
  • Embedded Clock CDR (Clock and Data Recovery) on Receiver and No External Source of Reference Clock Required
  • All Codes RDL (Random Data Lock) to Support Live-Pluggable Applications
  • LOCK Output Flag to Ensure Data Integrity at Receiver Side
  • Balanced TSETUP and THOLD Between RCLK and RDATA on Receiver Side
  • PTO (Progressive Turnon) LVCMOS Outputs to Reduce EMI and Minimize SSO Effects
  • All LVCMOS Inputs and Control Pins Have Internal Pulldown
  • On-Chip Filters for PLLs on Transmitter and Receiver
  • Temperature Range: –40°C to 105°C
  • Greater Than 8-kV HBM ESD Tolerant
  • Meets AEC-Q100 Compliance
  • Power Supply Range: 3.3 V ± 10%
  • 48-Pin TQFP Package
open-in-new 查找其它 摄像机 SerDes

描述

The DS90C241 and DS90C124 chipset translates a 24-bit parallel bus into a fully transparent data and control LVDS serial stream with embedded clock information. This single serial stream simplifies transferring a 24-bit bus over PCB traces or over cable by eliminating the skew problems between parallel data and clock paths. It saves system cost by narrowing data paths, which in turn reduces PCB layers, cable width, and connector size and pins.

The DS90C241 and DS90C124 incorporate LVDS signaling on the high-speed I/O. LVDS provides a low-power and low-noise environment for reliably transferring data over a serial transmission path. By optimizing the serializer output edge rate for the operating frequency range, EMI is further reduced.

In addition, the device features pre-emphasis to boost signals over longer distances using lossy cables. Internal DC balanced encoding and decoding supports AC-coupled interconnects.

open-in-new 查找其它 摄像机 SerDes
下载
您可能感兴趣的类似产品
open-in-new 产品比较
与相比较的设备类似但功能不等效:
DS90C241-Q1 正在供货 5-35MHz DC- 平衡 24 位 FPD 链接 II 串行器 Automotive grade version

技术文档

设计与开发

有关其他条款或所需资源,请点击下面的任何链接来查看详情页面。

设计工具和仿真

仿真工具 下载
document-generic 用户指南 document-generic 下载英文版本 (Rev.A)

CAD/CAE 符号

封装 引脚 下载
TQFP (PFB) 48 视图选项

订购与质量

支持与培训

可获得 TI E2E™ 论坛的工程师技术支持

所有内容均由 TI 和社区网友按“原样”提供,并不构成 TI 规范。参阅使用条款

如果您对质量、包装或订购 TI 产品有疑问,请参阅 TI 支持