主页 接口 LVDS、M-LVDS 和 PECL IC
主页
接口
LVDS、M-LVDS 和 PECL IC

DS25CP102Q-Q1

正在供货

具有 TX 预加重和 RX 均衡功能的汽车类 3.125Gbps 2x2 LVDS 交叉点开关

立即订购
数据表

DS25CP102Q-Q1

正在供货
数据表 立即订购

产品详情

Function Crosspoint, Equalizer Protocols CML, LVDS, LVPECL Number of transmitters 2 Number of receivers 2 Signaling rate (Mbps) 3125 Input signal CML, LVDS, LVPECL Output signal LVDS Rating Automotive Operating temperature range (°C) -40 to 85
Function Crosspoint, Equalizer Protocols CML, LVDS, LVPECL Number of transmitters 2 Number of receivers 2 Signaling rate (Mbps) 3125 Input signal CML, LVDS, LVPECL Output signal LVDS Rating Automotive Operating temperature range (°C) -40 to 85
WQFN (RGH) 16 16 mm² (4 mm × 4 mm)
  • AECQ-100 Grade 3
  • DC - 3.125 Gbps Low Jitter, Low Skew, Low Power Operation
  • Pin Configurable, Fully Differential, Non-Blocking Architecture
  • Pin Selectable Transmit Pre-Emphasis and Receive Equalization Eliminate Data Dependant Jitter
  • Wide Input Common Mode Voltage Range Allows DC-coupled Interface to CML and LVPECL Drivers
  • On-Chip 100Ω Input and Output Termination Minimizes Insertion and Return Losses, Reduces Component Count and Minimizes Board Space
  • 8 kV ESD on LVDS I/O pins Protects Adjoining components
  • Small 4 mm x 4 mm WQFN-16 Space Saving Package

All trademarks are the property of their respective owners.

  • AECQ-100 Grade 3
  • DC - 3.125 Gbps Low Jitter, Low Skew, Low Power Operation
  • Pin Configurable, Fully Differential, Non-Blocking Architecture
  • Pin Selectable Transmit Pre-Emphasis and Receive Equalization Eliminate Data Dependant Jitter
  • Wide Input Common Mode Voltage Range Allows DC-coupled Interface to CML and LVPECL Drivers
  • On-Chip 100Ω Input and Output Termination Minimizes Insertion and Return Losses, Reduces Component Count and Minimizes Board Space
  • 8 kV ESD on LVDS I/O pins Protects Adjoining components
  • Small 4 mm x 4 mm WQFN-16 Space Saving Package

All trademarks are the property of their respective owners.

The DS25CP102Q is a 3.125 Gbps 2x2 LVDS crosspoint switch optimized for high-speed signal routing and switching over lossy FR-4 printed circuit board backplanes and balanced cables. Fully differential signal paths ensure exceptional signal integrity and noise immunity. The non-blocking architecture allows connections of any input to any output or outputs.

The DS25CP102Q features two levels (Off and On) of transmit pre-emphasis (PE) and two levels (Off and On) of receive equalization (EQ).

Wide input common mode range allows the switch to accept signals with LVDS, CML and LVPECL levels; the output levels are LVDS. A very small package footprint requires a minimal space on the board while the flow-through pinout allows easy board layout. Each differential input and output is internally terminated with a 100Ω resistor to lower device insertion and return losses, reduce component count and further minimize board space.

The DS25CP102Q is a 3.125 Gbps 2x2 LVDS crosspoint switch optimized for high-speed signal routing and switching over lossy FR-4 printed circuit board backplanes and balanced cables. Fully differential signal paths ensure exceptional signal integrity and noise immunity. The non-blocking architecture allows connections of any input to any output or outputs.

The DS25CP102Q features two levels (Off and On) of transmit pre-emphasis (PE) and two levels (Off and On) of receive equalization (EQ).

Wide input common mode range allows the switch to accept signals with LVDS, CML and LVPECL levels; the output levels are LVDS. A very small package footprint requires a minimal space on the board while the flow-through pinout allows easy board layout. Each differential input and output is internally terminated with a 100Ω resistor to lower device insertion and return losses, reduce component count and further minimize board space.
filter 查找其他 LVDS、M-LVDS 和 PECL IC
下载 观看带字幕的视频 视频

您可能感兴趣的相似产品

open-in-new 比较替代产品
功能与比较器件相似。
DS25CP102 正在供货 具有 TX 预加重和 RX 均衡功能的 3.125Gbps 2x2 LVDS 交叉点开关 Catalog grade

技术文档

未找到结果。请清除搜索并重试。
查看全部 1
顶层文档 类型 标题 格式选项 下载最新的英语版本 日期
* 数据表 Auto 3.125Gbps 2X2 LVDS Crosspoint Sw w/Xmit Pre-Emphasis & Receive Equalization 数据表 (Rev. E) 2013-4-14

设计与开发

如需其他信息或资源，请点击以下任一标题进入详情页面查看（如有）。

评估板

DS25CP102EVK — 3.125Gbps 2x2 LVDS 交叉点开关

DS25CP102EVK 是一款评估套件，专为演示 DS25CP102 的性能而设计，后者是一款 3.125Gbps 2x2 LVDS 交叉点开关，具备发送预加重和接收均衡功能。该评估套件包含 DS25CP102 芯片、关联的输入和输出 SMA 连接器以及用于手动配置开关的跳线。此外，该 EVK 还配备三条 FR4 带状线（长度分别为 14 英寸（约 35 厘米）、28 英寸（约 75 厘米）和 42 英寸（约 105 厘米）），用于测试器件的信号调节功能（预加重与均衡）。

用户指南: PDF
支持的产品和硬件
有库存
限制：
??asset.out-of-stock-ti_zh_CN??
无货
封装 引脚 CAD 符号、封装和 3D 模型
WQFN (RGH) 16 Ultra Librarian
适用于评估类项目的 TI 标准条款与条件。

订购和质量

支持和培训

视频