ADC12C170
- 1.1 GHz Full Power Bandwidth
- Internal Sample-and-Hold Circuit
- Low Power Consumption
- Internal Precision 1.0V Reference
- Single-Ended or Differential Clock Modes
- Clock Duty Cycle Stabilizer
- Dual +3.3V and +1.8V Supply Operation
- Power-Down and Sleep Modes
- Offset Binary or 2's Complement Output Data Format
- Pin-Compatible: ADC14155, ADC11C125, ADC11C170
- 48-Pin WQFN Package, (7x7x0.8mm, 0.5mm Pin-Pitch)
Key Specifications
- Resolution 12 Bits
- Conversion Rate 170 MSPS
- SNR (fIN = 70 MHz) 67.2 dBFS (typ)
- SFDR (fIN = 70 MHz) 85.4 dBFS (typ)
- ENOB (fIN = 70 MHz) 10.8 bits (typ)
- Full Power Bandwidth 1.1 GHz (typ)
- Power Consumption 715 mW (typ)
All trademarks are the property of their respective owners.
The ADC12C170 is a high-performance CMOS analog-to-digital converter capable of converting analog input signals into 12-Bit digital words at rates up to 170 Mega Samples Per Second (MSPS). This converter uses a differential, pipelined architecture with digital error correction and an on-chip sample-and-hold circuit to minimize power consumption and the external component count, while providing excellent dynamic performance. A unique sample-and-hold stage yields a full-power bandwidth of 1.1 GHz. The ADC12C170 operates from dual +3.3V and +1.8V power supplies and consumes 715 mW of power at 170 MSPS.
The separate +1.8V supply for the digital output interface allows lower power operation with reduced noise. A power-down feature reduces the power consumption to 5 mW while still allowing fast wake-up time to full operation. In addition there is a sleep feature which consumes 50 mW of power and has a faster wake-up time.
The differential inputs provide a full scale differential input swing equal to 2 times the reference voltage. A stable 1.0V internal voltage reference is provided, or the ADC12C170 can be operated with an external reference.
Clock mode (differential versus single-ended) and output data format (offset binary versus 2's complement) are pin-selectable. A duty cycle stabilizer maintains performance over a wide range of input clock duty cycles.
The ADC12C170 is pin compatible with the ADC14155, ADC11C125 and ADC11C170.
It is available in a 48-lead WQFN package and operates over the industrial temperature range of −40°C to +85°C.
技术文档
类型 | 标题 | 下载最新的英语版本 | 日期 | |||
---|---|---|---|---|---|---|
* | 数据表 | ADC12C170 12-Bit, 170 MSPS, 1.1 GHz Bandwidth A/D Converter with CMOS Outputs 数据表 (Rev. E) | 2013年 4月 19日 | |||
应用手册 | Drivng HSpeed ADCs w/LMH6521 DVGA for High IF AC-Coupled Apps (Rev. A) | 2013年 4月 26日 | ||||
用户指南 | ADC12C170: 12-Bit, 170 MSPS Analog to Digital Converter User Guide | 2012年 2月 21日 |
设计和开发
如需其他信息或资源,请点击以下任一标题进入详情页面查看(如有)。
PSPICE-FOR-TI — 适用于 TI 设计和模拟工具的 PSpice®
借助 PSpice for TI 的设计和仿真环境及其内置的模型库,您可对复杂的混合信号设计进行仿真。创建完整的终端设备设计和原型解决方案,然后再进行布局和制造,可缩短产品上市时间并降低开发成本。
在 PSpice for TI 设计和仿真工具中,您可以搜索 TI (...)
封装 | 引脚 | CAD 符号、封装和 3D 模型 |
---|---|---|
WQFN (RHS) | 48 | Ultra Librarian |
订购和质量
- RoHS
- REACH
- 器件标识
- 引脚镀层/焊球材料
- MSL 等级/回流焊峰值温度
- MTBF/时基故障估算
- 材料成分
- 鉴定摘要
- 持续可靠性监测
- 制造厂地点
- 封装厂地点