• Menu
  • Product
  • Email
  • PDF
  • Order now
  • TMUX405x-Q1 Functional Safety FIT Rate, FMD and Pin FMA

    • SFFS816 March   2024 TMUX4051-Q1 , TMUX4052-Q1

       

  • CONTENTS
  • SEARCH
  • TMUX405x-Q1 Functional Safety FIT Rate, FMD and Pin FMA
  1.   1
  2.   Trademarks
  3. 1Overview
  4. 2Functional Safety Failure In Time (FIT) Rates
    1. 2.1 TSSOP Package
    2. 2.2 SOT-23-THIN Package
    3. 2.3 WQFN Package
  5. 3Failure Mode Distribution (FMD)
  6. 4Pin Failure Mode Analysis (Pin FMA)
    1. 4.1 TMUX4051-Q1: TSSOP and SOT-23-THIN Packages
    2. 4.2 TMUX4051-Q1: WQFN Package
    3. 4.3 TMUX4052-Q1: TSSOP and SOT-23-THIN Packages
    4. 4.4 TMUX4052-Q1: WQFN Package
  7. IMPORTANT NOTICE
search No matches found.
  • Full reading width
    • Full reading width
    • Comfortable reading width
    • Expanded reading width
  • Card for each section
  • Card with all content

 

Functional Safety Information

TMUX405x-Q1 Functional Safety FIT Rate, FMD and Pin FMA

Trademarks

All trademarks are the property of their respective owners.

1 Overview

This document contains information for the TMUX405x-Q1 (TSSOP, SOT-23-THIN, and WQFN packages) to aid in a functional safety system design. Information provided are:

  • Functional safety failure in time (FIT) rates of the semiconductor component estimated by the application of industry reliability standards
  • Component failure modes and their distribution (FMD) based on the primary function of the device
  • Pin failure mode analysis (pin FMA)

Figure 1-1 shows the device functional block diagram for reference.

GUID-20220602-SS0I-DRMR-578C-KK80Q95KRNBF-low.svgFigure 1-1 Functional Block Diagram

The TMUX405x-Q1 was developed using a quality-managed development process, but was not developed in accordance with the IEC 61508 or ISO 26262 standards.

2 Functional Safety Failure In Time (FIT) Rates

2.1 TSSOP Package

This section provides functional safety failure in time (FIT) rates for the TSSOP package of the TMUX405x-Q1 based on two different industry-wide used reliability standards:

  • Table 2-5 provides FIT rates based on IEC TR 62380 / ISO 26262 part 11
  • Table 2-6 provides FIT rates based on the Siemens Norm SN 29500-2
Table 2-1 Component Failure Rates per IEC TR 62380 / ISO 26262 Part 11
FIT IEC TR 62380 / ISO 26262 FIT (Failures Per 109 Hours)
Total component FIT rate 15
Die FIT rate 5
Package FIT rate 10

The failure rate and mission profile information in Table 2-5 comes from the reliability data handbook IEC TR 62380 / ISO 26262 part 11:

  • Mission profile: motor control from table 11
  • Power dissipation: 130 mW
  • Climate type: world-wide table 8
  • Package factor (lambda 3): table 17b
  • Substrate material: FR4
  • EOS FIT rate assumed: 0 FIT
Table 2-2 Component Failure Rates per Siemens Norm SN 29500-2
Table Category Reference FIT Rate Reference Virtual TJ
5 BICMOS ASICs Analog and Mixed =< 50V supply 20 FIT 55°C

The reference FIT rate and reference virtual TJ (junction temperature) in Table 2-6 come from the Siemens Norm SN 29500-2 tables 1 through 5. Failure rates under operating conditions are calculated from the reference failure rate and virtual junction temperature using conversion information in SN 29500-2 section 4.

2.2 SOT-23-THIN Package

This section provides functional safety failure in time (FIT) rates for the SOT-23-THIN package of the TMUX405x-Q1 based on two different industry-wide used reliability standards:

  • Table 2-5 provides FIT rates based on IEC TR 62380 / ISO 26262 part 11
  • Table 2-6 provides FIT rates based on the Siemens Norm SN 29500-2
Table 2-3 Component Failure Rates per IEC TR 62380 / ISO 26262 Part 11
FIT IEC TR 62380 / ISO 26262FIT (Failures Per 109 Hours)
Total component FIT rate10
Die FIT rate 5
Package FIT rate 5

The failure rate and mission profile information in Table 2-5 comes from the reliability data handbook IEC TR 62380 / ISO 26262 part 11:

  • Mission profile: motor control from table 11
  • Power dissipation: 130 mW
  • Climate type: world-wide table 8
  • Package factor (lambda 3): table 17b
  • Substrate material: FR4
  • EOS FIT rate assumed: 0 FIT
Table 2-4 Component Failure Rates per Siemens Norm SN 29500-2
TableCategoryReference FIT RateReference Virtual TJ
5 BICMOS ASICs Analog and Mixed =< 50V supply 20 FIT 55°C

The reference FIT rate and reference virtual TJ (junction temperature) in Table 2-6 come from the Siemens Norm SN 29500-2 tables 1 through 5. Failure rates under operating conditions are calculated from the reference failure rate and virtual junction temperature using conversion information in SN 29500-2 section 4.

2.3 WQFN Package

This section provides functional safety failure in time (FIT) rates for the WQFN package of the TMUX405x-Q1 based on two different industry-wide used reliability standards:

  • Table 2-5 provides FIT rates based on IEC TR 62380 / ISO 26262 part 11
  • Table 2-6 provides FIT rates based on the Siemens Norm SN 29500-2
Table 2-5 Component Failure Rates per IEC TR 62380 / ISO 26262 Part 11
FIT IEC TR 62380 / ISO 26262FIT (Failures Per 109 Hours)
Total component FIT rate 10
Die FIT rate5
Package FIT rate5

The failure rate and mission profile information in Table 2-5 comes from the reliability data handbook IEC TR 62380 / ISO 26262 part 11:

  • Mission profile: motor control from table 11
  • Power dissipation: 130 mW
  • Climate type: world-wide table 8
  • Package factor (lambda 3): table 17b
  • Substrate material: FR4
  • EOS FIT rate assumed: 0 FIT
Table 2-6 Component Failure Rates per Siemens Norm SN 29500-2
TableCategoryReference FIT RateReference Virtual TJ
5 BICMOS ASICs Analog and Mixed =< 50V supply 20 FIT 55°C

The reference FIT rate and reference virtual TJ (junction temperature) in Table 2-6 come from the Siemens Norm SN 29500-2 tables 1 through 5. Failure rates under operating conditions are calculated from the reference failure rate and virtual junction temperature using conversion information in SN 29500-2 section 4.

3 Failure Mode Distribution (FMD)

The failure mode distribution estimation for the TMUX405x-Q1 in Table 3-1 comes from the combination of common failure modes listed in standards such as IEC 61508 and ISO 26262, the ratio of sub-circuit function size and complexity, and from best engineering judgment.

The failure modes listed in this section reflect random failure events and do not include failures resulting from misuse or overstress.

Table 3-1 Die Failure Modes and Distribution
Die Failure ModesFailure Mode Distribution (%)
MUX no output (HIZ) 30
MUX channel stuck on 15
MUX channel stuck off15
MUX functional out of specification voltage or timing 40

4 Pin Failure Mode Analysis (Pin FMA)

  • Pin short-circuited to ground (see Table 4-17, Table 4-17, Table 4-17, and Table 4-17)
  • Pin open-circuited (see Table 4-18, Table 4-18, Table 4-18, and Table 4-18)
  • Pin short-circuited to an adjacent pin (see Pin FMA for Devices Short-Circuited to Adjacent Pin, Table 4-9, Table 4-14, and Table 4-19)
  • Pin short-circuited to supply (see Table 4-5, Table 4-6, Table 4-10, Table 4-11, Table 4-15, Pin FMA for Devices Short-Circuited to VSS, Table 4-20 and Table 4-21)

Table 4-17 through Table 4-21 also indicate how these pin conditions can affect the device as per the failure effects classification in Table 4-1.

Table 4-1 TI Classification of Failure Effects
Class Failure Effects
A Potential device damage that affects functionality
B No device damage, but loss of functionality
C No device damage, but performance degradation
D No device damage, no impact to functionality or performance

4.1 TMUX4051-Q1: TSSOP and SOT-23-THIN Packages

Figure 4-4 and Figure 4-2 show the TMUX4051-Q1 pin diagram for the TSSOP and SOT-23-THIN packages. For a detailed description of the device pins please refer to the Pin Configuration and Functions section in the TMUX405x-Q1 data sheet.

GUID-9358E639-3743-40F1-8BBE-F5BFB42F10C1-low.svg Figure 4-1 Pin Diagram (TSSOP) Package
GUID-FFC68698-A64B-42D6-ADD9-B4CDC3B1C469-low.svg Figure 4-2 Pin Diagram SOT-23-THIN Package
Table 4-2 Pin FMA for Device Pins Short-Circuited to Ground
Pin Name Pin No. Description of Potential Failure Effect(s) Failure Effect Class
S4 1 Corruption of the signal passed onto the D pin. If there is no limiting resistor in the switch path, then device damage is possible. A
S6 2 Corruption of the signal passed onto the D pin. If there is no limiting resistor in the switch path, then device damage is possible. A
D 3 Corruption of the signal passed onto the S pins. If there is no limiting resistor in the switch path, then device damage is possible. A
S7 4 Corruption of the signal passed onto the D pin. If there is no limiting resistor in the switch path, then device damage is possible. A
S5 5 Corruption of the signal passed onto the D pin. If there is no limiting resistor in the switch path, then device damage is possible. A
EN 6 EN stuck low. Can no longer disable the device without power down. B
VSS 7 There is no effect; this is normal operation, if the switch path signal voltages are positive. Possible damage to the device if the switch path signal voltages are negative. Observe that the absolute maximum ratings for all pins of the device are met, otherwise device damage may be possible. A
GND 8 No effect, normal operation. D
A2 9 Address stuck low. Cannot control switch states. B
A1 10 Address stuck low. Cannot control switch states. B
A0 11 Address stuck low. Cannot control switch states. B
S3 12 Corruption of the signal passed onto the D pin. If there is no limiting resistor in the switch path, then device damage is possible. A
S0 13 Corruption of the signal passed onto the D pin. If there is no limiting resistor in the switch path, then device damage is possible. A
S1 14 Corruption of the signal passed onto the D pin. If there is no limiting resistor in the switch path, then device damage is possible. A
S2 15 Corruption of the signal passed onto the D pin. If there is no limiting resistor in the switch path, then device damage is possible. A
VDD 16 Device is unpowered. Device is not functional. Observe that the absolute maximum ratings for all pins of the device are met, otherwise device damage may be possible. A
Table 4-3 Pin FMA for Device Open-Circuited
Pin Name Pin No. Description of Potential Failure Effect(s) Failure Effect Class
S4 1 Corruption of the signal passed onto the D pin. B
S6 2 Corruption of the signal passed onto the D pin. B
D 3 Corruption of the signal passed onto the S pins. B
S7 4 Corruption of the signal passed onto the D pin. B
S5 5 Corruption of the signal passed onto the D pin. B
EN 6 Loss of control of the EN pin. Cannot turn off the device. B
VSS 7 Device is unpowered and not functional. B
GND 8 Device unpowered. Device not functional. Observe that the absolute maximum ratings for all pins of the device are met, otherwise device damage is possible. A
A2 9 Control of the address pin is lost. Cannot control switch. B
A1 10 Control of the address pin is lost. Cannot control switch. B
A0 11 Control of the address pin is lost. Cannot control switch. B
S3 12 Corruption of the signal passed onto the D pin. B
S0 13 Corruption of the signal passed onto the D pin. B
S1 14 Corruption of the signal passed onto the D pin. B
S2 15 Corruption of the signal passed onto the D pin. B
VDD 16 Device is unpowered. Device is not functional. B
Table 4-4 Pin FMA for Device Pins Short-Circuited to Adjacent Pin
Pin Name Pin No. Shorted to Description of Potential Failure Effect(s) Failure Effect Class
S4 1 S6 Possible corruption of the signal passed onto the D pin. B
S6 2 D Possible corruption of the signal passed onto the SX and D pin. B
D 3 S7 Possible corruption of the signal passed onto the SX and D pin. B
S7 4 S5 Possible corruption of the signal passed onto the D pin. B
S5 5 EN Possible corruption of the signal passed onto the D pin. Switch state will be undefined. B
EN 6 VSS Possible damage to device if the signal voltage is negative. Observe that the absolute maximum ratings for all pins of the device are met, otherwise device damage may be possible. A
VSS 7 GND Possible damage to device if the signal voltage is negative. Observe that the absolute maximum ratings for all pins of the device are met, otherwise device damage may be possible. A
GND 8 A2 Not considered, corner pin. D
A2 9 A1 Control of the address pin is lost. Cannot control switch. B
A1 10 A0 Control of the address pin is lost. Cannot control switch. B
A0 11 S3 Control of the address pin is lost. Cannot control switch. B
S3 12 S0 Corruption of the signal passed onto the D pin. B
S0 13 S1 Corruption of the signal passed onto the D pin. B
S1 14 S2 Corruption of the signal passed onto the D pin. B
S2 15 VDD Corruption of the signal passed onto the D pin. If there is no limiting resistor in the switch path, then device damage is possible. A
VDD 16 S4 Not considered, corner pin. D
Table 4-5 Pin FMA for Device Pins Short-Circuited to VDD
Pin Name Pin No. Description of Potential Failure Effect(s) Failure Effect Class
S4 1 Corruption of the signal passed onto the D pin. If there is no limiting resistor in the switch path, then device damage is possible. A
S6 2 Corruption of the signal passed onto the D pin. If there is no limiting resistor in the switch path, then device damage is possible. A
D 3 Corruption of the signal passed onto the S pins. If there is no limiting resistor in the switch path, then device damage is possible. A
S7 4 Corruption of the signal passed onto the D pin. If there is no limiting resistor in the switch path, then device damage is possible. A
S5 5 Corruption of the signal passed onto the D pin. If there is no limiting resistor in the switch path, then device damage is possible. A
EN 6 EN stuck high. Can no longer enable the device. B
VSS 7 Device is unpowered and not functional. Observe that the absolute maximum ratings for all pins of the device are met, otherwise device damage may be possible. A
GND 8 Device is unpowered. Device is not functional. Observe that the absolute maximum ratings for all pins of the device are met, otherwise device damage may be possible. A
A2 9 Address stuck high. Cannot control switch. B
A1 10 Address stuck high. Cannot control switch. B
A0 11 Address stuck high. Cannot control switch. B
S3 12 Corruption of the signal passed onto the D pin. If there is no limiting resistor in the switch path, then device damage is possible. A
S0 13 Corruption of the signal passed onto the D pin. If there is no limiting resistor in the switch path, then device damage is possible. A
S1 14 Corruption of the signal passed onto the D pin. If there is no limiting resistor in the switch path, then device damage is possible. A
S2 15 Corruption of the signal passed onto the D pin. If there is no limiting resistor in the switch path, then device damage is possible. A
VDD 16 No effect, normal operation. D
Table 4-6 Pin FMA for Device Pins Short-Circuited to VSS
Pin Name Pin No. Description of Potential Failure Effect(s) Failure Effect Class
S4 1 Corruption of the signal passed onto the D pin. If there is no limiting resistor in the switch path, then device damage is possible. A
S6 2 Corruption of the signal passed onto the D pin. If there is no limiting resistor in the switch path, then device damage is possible. A
D 3 Corruption of the signal passed onto the S pins. If there is no limiting resistor in the switch path, then device damage is possible. A
S7 4 Corruption of the signal passed onto the D pin. If there is no limiting resistor in the switch path, then device damage is possible. A
S5 5 Corruption of the signal passed onto the D pin. If there is no limiting resistor in the switch path, then device damage is possible. A
EN 6 Possible damage to the device if the signal voltage is negative. Observe that the absolute maximum ratings for all pins of the device are met, otherwise device damage may be possible. A
VSS 7 No effect, normal operation. D
GND 8 Possible damage to the device if signal voltage is negative. Observe that the absolute maximum ratings for all pins of the device are met, otherwise device damage is possible. A
A2 9 Possible damage to the device if the signal voltage is negative. Observe that the absolute maximum ratings for all pins of the device are met, otherwise device damage may be possible. A
A1 10 Possible damage to the device if the signal voltage is negative. Observe that the absolute maximum ratings for all pins of the device are met, otherwise device damage may be possible. A
A0 11 Possible damage to the device if the signal voltage is negative. Observe that the absolute maximum ratings for all pins of the device are met, otherwise device damage may be possible. A
S3 12 Corruption of the signal passed onto the D pin. If there is no limiting resistor in the switch path, then device damage is possible. A
S0 13 Corruption of the signal passed onto the D pin. If there is no limiting resistor in the switch path, then device damage is possible. A
S1 14 Corruption of the signal passed onto the D pin. If there is no limiting resistor in the switch path, then device damage is possible. A
S2 15 Corruption of the signal passed onto the D pin. If there is no limiting resistor in the switch path, then device damage is possible. A
VDD 16 Possible damage to the device if the signal voltage is negative. Observe that the absolute maximum ratings for all pins of the device are met, otherwise device damage may be possible. A

4.2 TMUX4051-Q1: WQFN Package

Figure 4-6 shows the TMUX405x-Q1 pin diagram for the WQFN package. For a detailed description of the device pins, see the Pin Configuration and Functions section in the TMUX405x-Q1 data sheet.

Figure 4-3 Pin Diagram (WQFN Package)
Table 4-7 Pin FMA for Device Pins Short-Circuited to Ground
Pin Name Pin No. Description of Potential Failure Effect(s) Failure Effect Class
S4 1 Corruption of the signal passed onto the D pin. If there is no limiting resistor in the switch path, then device damage is possible. A
S6 2 Corruption of the signal passed onto the D pin. If there is no limiting resistor in the switch path, then device damage is possible. A
D 3 Corruption of the signal passed onto the S pins. If there is no limiting resistor in the switch path, then device damage is possible. A
S7 4 Corruption of the signal passed onto the D pin. If there is no limiting resistor in the switch path, then device damage is possible. A
S5 5 Corruption of the signal passed onto the D pin. If there is no limiting resistor in the switch path, then device damage is possible. A
EN 6 EN stuck low. Can no longer disable the device without power down B
VSS 7 There is no effect; this is normal operation, if the switch path signal voltages are positive. Possible damage to the device if the switch path signal voltages are negative. Observe that the absolute maximum ratings for all pins of the device are met, otherwise device damage may be possible. A
GND 8 No effect, normal operation D
A2 9 Address stuck low. Cannot control switch. B
A1 10 Address stuck low. Cannot control switch. B
A0 11 Address stuck low. Cannot control switch. B
S3 12 Corruption of the signal passed onto the D pin. If there is no limiting resistor in the switch path, then device damage is possible. A
S0 13 Corruption of the signal passed onto the D pin. If there is no limiting resistor in the switch path, then device damage is possible. A
S1 14 Corruption of the signal passed onto the D pin. If there is no limiting resistor in the switch path, then device damage is possible. A
S2 15 Corruption of the signal passed onto the D pin. If there is no limiting resistor in the switch path, then device damage is possible. A
VDD 16 Device is unpowered. Device is not functional. Observe that the absolute maximum ratings for all pins of the device are met, otherwise device damage may be possible. A
Thermal Pad - No effect, normal operation. D
Table 4-8 Pin FMA for Device Open-Circuited
Pin Name Pin No. Description of Potential Failure Effect(s) Failure Effect Class
S4 1 Corruption of the signal passed onto the D pin. B
S6 2 Corruption of the signal passed onto the D pin. B
D 3 Corruption of the signal passed onto the S pins. B
S7 4 Corruption of the signal passed onto the D pin. B
S5 5 Corruption of the signal passed onto the D pin. B
EN 6 Loss of control of the EN pin. Cannot turn off the device. B
VSS 7 Device is unpowered and not functional. B
GND 8 Device unpowered. Device not functional. Observe that the absolute maximum ratings for all pins of the device are met, otherwise device damage is possible. A
A2 9 Control of the address pin is lost. Cannot control switch. B
A1 10 Control of the address pin is lost. Cannot control switch. B
A0 11 Control of the address pin is lost. Cannot control switch. B
S3 12 Corruption of the signal passed onto the D pin. B
S0 13 Corruption of the signal passed onto the D pin. B
S1 14 Corruption of the signal passed onto the D pin. B
S2 15 Corruption of the signal passed onto the D pin. B
VDD 16 Device is unpowered. Device is not functional. B
Thermal Pad - No effect, normal operation. D
Table 4-9 Pin FMA for Device Pins Short-Circuited to Adjacent Pin
Pin Name Pin No. Shorted to Description of Potential Failure Effect(s) Failure Effect Class
S4 1 S6 Possible corruption of the signal passed onto the D pin. B
S6 2 D Possible corruption of the signal passed onto the SX and D pin. B
D 3 S7 Possible corruption of the signal passed onto the SX and D pin. B
S7 4 S5 Possible corruption of the signal passed onto the D pin. B
S5 5 EN Possible corruption of the signal passed onto the D pin. Switch state will be undefined. B
EN 6 VSS Possible damage to device if the signal voltage is negative. Observe that the absolute maximum ratings for all pins of the device are met, otherwise device damage may be possible. A
VSS 7 GND Possible damage to device if the signal voltage is negative. Observe that the absolute maximum ratings for all pins of the device are met, otherwise device damage may be possible. A
GND 8 A2 Not considered, corner pin. D
A2 9 A1 Control of the address pin is lost. Cannot control switch. B
A1 10 A0 Control of the address pin is lost. Cannot control switch. B
A0 11 S3 Control of the address pin is lost. Cannot control switch. B
S3 12 S0 Corruption of the signal passed onto the D pin. B
S0 13 S1 Corruption of the signal passed onto the D pin. B
S1 14 S2 Corruption of the signal passed onto the D pin. B
S2 15 VDD Corruption of the signal passed onto the D pin. If there is no limiting resistor in the switch path, then device damage is possible. A
VDD 16 S4 Not considered, corner pin. D
Thermal Pad - N/A Not considered, thermal pad. D
Table 4-10 Pin FMA for Device Pins Short-Circuited to VDD
Pin Name Pin No. Description of Potential Failure Effect(s) Failure Effect Class
S4 1 Corruption of the signal passed onto the D pin. If there is no limiting resistor in the switch path, then device damage is possible. A
S6 2 Corruption of the signal passed onto the D pin. If there is no limiting resistor in the switch path, then device damage is possible. A
D 3 Corruption of the signal passed onto the S pins. If there is no limiting resistor in the switch path, then device damage is possible. A
S7 4 Corruption of the signal passed onto the D pin. If there is no limiting resistor in the switch path, then device damage is possible. A
S5 5 Corruption of the signal passed onto the D pin. If there is no limiting resistor in the switch path, then device damage is possible. A
EN 6 EN stuck high. Can no longer enable the device. B
VSS 7 Device is unpowered and not functional. Observe that the absolute maximum ratings for all pins of the device are met, otherwise device damage may be possible. A
GND 8 Device is unpowered. Device is not functional. Observe that the absolute maximum ratings for all pins of the device are met, otherwise device damage may be possible. A
A2 9 Address stuck high. Cannot control switch. B
A1 10 Address stuck high. Cannot control switch. B
A0 11 Address stuck high. Cannot control switch. B
S3 12 Corruption of the signal passed onto the D pin. If there is no limiting resistor in the switch path, then device damage is possible. A
S0 13 Corruption of the signal passed onto the D pin. If there is no limiting resistor in the switch path, then device damage is possible. A
S1 14 Corruption of the signal passed onto the D pin. If there is no limiting resistor in the switch path, then device damage is possible. A
S2 15 Corruption of the signal passed onto the D pin. If there is no limiting resistor in the switch path, then device damage is possible. A
VDD 16 No effect, normal operation. D
Thermal Pad - No connect pin electrically floating, no effect. D
Table 4-11 Pin FMA for Device Pins Short-Circuited to VSS
Pin Name Pin No. Description of Potential Failure Effect(s) Failure Effect Class
S4 1 Corruption of the signal passed onto the D pin. If there is no limiting resistor in the switch path, then device damage is possible. A
S6 2 Corruption of the signal passed onto the D pin. If there is no limiting resistor in the switch path, then device damage is possible. A
D 3 Corruption of the signal passed onto the S pins. If there is no limiting resistor in the switch path, then device damage is possible. A
S7 4 Corruption of the signal passed onto the D pin. If there is no limiting resistor in the switch path, then device damage is possible. A
S5 5 Corruption of the signal passed onto the D pin. If there is no limiting resistor in the switch path, then device damage is possible. A
EN 6 Possible damage to the device if the signal voltage is negative. Observe that the absolute maximum ratings for all pins of the device are met, otherwise device damage may be possible. A
VSS 7 No effect, normal operation. D
GND 8 Possible damage to the device if signal voltage is negative. Observe that the absolute maximum ratings for all pins of the device are met, otherwise device damage is possible. A
A2 9 Possible damage to the device if the signal voltage is negative. Observe that the absolute maximum ratings for all pins of the device are met, otherwise device damage may be possible. A
A1 10 Possible damage to the device if the signal voltage is negative. Observe that the absolute maximum ratings for all pins of the device are met, otherwise device damage may be possible. A
A0 11 Possible damage to the device if the signal voltage is negative. Observe that the absolute maximum ratings for all pins of the device are met, otherwise device damage may be possible. A
S3 12 Corruption of the signal passed onto the D pin. If there is no limiting resistor in the switch path, then device damage is possible. A
S0 13 Corruption of the signal passed onto the D pin. If there is no limiting resistor in the switch path, then device damage is possible. A
S1 14 Corruption of the signal passed onto the D pin. If there is no limiting resistor in the switch path, then device damage is possible. A
S2 15 Corruption of the signal passed onto the D pin. If there is no limiting resistor in the switch path, then device damage is possible. A
VDD 16 Possible damage to the device if the signal voltage is negative. Observe that the absolute maximum ratings for all pins of the device are met, otherwise device damage may be possible. A
Thermal Pad - No connect pin electrically floating, no effect. D

4.3 TMUX4052-Q1: TSSOP and SOT-23-THIN Packages

Figure 4-4 and Figure 4-5 show the TMUX4052-Q1 pin diagram for the TSSOP and SOT-23-THIN packages. For a detailed description of the device pins, see the Pin Configuration and Functions section in the TMUX405x-Q1 data sheet.

Figure 4-4 Pin Diagram (TSSOP) Package
Figure 4-5 Pin Diagram (SOT-23-THIN) Package
Table 4-12 Pin FMA for Device Pins Short-Circuited to Ground
Pin Name Pin No. Description of Potential Failure Effect(s) Failure Effect Class
S0B 1 Corruption of signal passed onto the DB pin. If there is no limiting resistor in the switch path, then device damage is possible. A
S2B 2 Corruption of signal passed onto the DB pin. If there is no limiting resistor in the switch path, then device damage is possible. A
DB 3 Corruption of signal passed onto the SxB pins. If there is no limiting resistor in the switch path, then device damage is possible. A
S3B 4 Corruption of signal passed onto the DB pin. If there is no limiting resistor in the switch path, then device damage is possible. A
S1B 5 Corruption of signal passed onto the DB pin. If there is no limiting resistor in the switch path, then device damage is possible. A
EN 6 EN stuck low. Can no longer disable the device without power down. B
VSS 7 There is no effect; this is normal operation, if the switch path signal voltages are positive. Possible damage to the device if the switch path signal voltages are negative. Observe that the absolute maximum ratings for all pins of the device are met, otherwise device damage may be possible. A
GND 8 No effect, normal operation. D
A1 9 Address stuck low. Cannot control switch. B
A0 10 Address stuck low. Cannot control switch. B
S3A 11 Corruption of signal passed onto the DA pin. If there is no limiting resistor in the switch path, then device damage is possible. A
S0A 12 Corruption of signal passed onto the DA pin. If there is no limiting resistor in the switch path, then device damage is possible. A
DA 13 Corruption of signal passed onto the SxA pins. If there is no limiting resistor in the switch path, then device damage is possible. A
S1A 14 Corruption of signal passed onto the DA pin. If there is no limiting resistor in the switch path, then device damage is possible. A
S2A 15 Corruption of signal passed onto the DA pin. If there is no limiting resistor in the switch path, then device damage is possible. A
VDD 16 Device is unpowered. Device is not functional. Observe that the absolute maximum ratings for all pins of the device are met, otherwise device damage may be possible. A
Table 4-13 Pin FMA for Device Open-Circuited
Pin Name Pin No. Description of Potential Failure Effect(s) Failure Effect Class
S0B 1 Corruption of the signal passed onto the DB pin. B
S2B 2 Corruption of the signal passed onto the DB pin. B
DB 3 Corruption of the signal passed onto the SxB pins. B
S3B 4 Corruption of the signal passed onto the DB pin. B
S1B 5 Corruption of the signal passed onto the DB pin. B
EN 6 Loss of control of the EN pin. Cannot turn off the device. B
VSS 7 Device is unpowered and not functional. B
GND 8 Device unpowered. Device not functional. Observe that the absolute maximum ratings for all pins of the device are met, otherwise device damage is possible. A
A1 9 Control of the address pin is lost. Cannot control switch. B
A0 10 Control of the address pin is lost. Cannot control switch. B
S3A 11 Corruption of the signal passed onto the DA pin. B
S0A 12 Corruption of the signal passed onto the DA pin. B
DA 13 Corruption of the signal passed onto the SxA pins. B
S1A 14 Corruption of the signal passed onto the DA pin. B
S2A 15 Corruption of the signal passed onto the DA pin. B
VDD 16 Device is unpowered. Device is not functional. B
Table 4-14 Pin FMA for Device Pins Short-Circuited to Adjacent Pin
Pin Name Pin No. Shorted to Description of Potential Failure Effect(s) Failure Effect Class
S0B 1 S2B Possible corruption of the signal passed onto the DB pin. B
S2B 2 DB Possible corruption of the signal passed onto the SxB and DB pin. B
DB 3 S3B Possible corruption of the signal passed onto the SxB and DB pin. B
S3B 4 S1B Possible corruption of the signal passed onto the DB pin. B
S1B 5 EN Possible corruption of the signal passed onto the DB pin. Switch state will be undefined. B
EN 6 VSS Possible damage to device if the signal voltage is negative. Observe that the absolute maximum ratings for all pins of the device are met, otherwise device damage may be possible. A
VSS 7 GND Possible damage to device if the signal voltage is negative. Observe that the absolute maximum ratings for all pins of the device are met, otherwise device damage may be possible. A
GND 8 A1 Not considered, corner pin. D
A1 9 A0 Control of the address pin is lost. Cannot control switch. B
A0 10 S3A Possible corruption of the signal passed onto the DA pin. Control of the address pin is lost. Cannot control switch. B
S3A 11 S0A Possible corruption of the signal passed onto the DA pin. B
S0A 12 DA Possible corruption of the signal passed onto the SxA and DA pin. B
DA 13 S1A Possible corruption of the signal passed onto the SxA and DA pin. B
S1A 14 S2A Possible corruption of the signal passed onto the DA pin. B
S2A 15 VDD Corruption of the signal passed onto the DA pin. If there is no limiting resistor in the switch path, then device damage is possible. A
VDD 16 S0B Not considered, corner pin. D
Table 4-15 Pin FMA for Device Pins Short-Circuited to VDD
Pin Name Pin No. Description of Potential Failure Effect(s) Failure Effect Class
S0B 1 Corruption of signal passed onto the DB pin. If there is no limiting resistor in the switch path, then device damage is possible. A
S2B 2 Corruption of signal passed onto the DB pin. If there is no limiting resistor in the switch path, then device damage is possible. A
DB 3 Corruption of signal passed onto the SxB pin. If there is no limiting resistor in the switch path, then device damage is possible. A
S3B 4 Corruption of signal passed onto the DB pin. If there is no limiting resistor in the switch path, then device damage is possible. A
S1B 5 Corruption of signal passed onto the DB pin. If there is no limiting resistor in the switch path, then device damage is possible. A
EN 6 EN stuck high. Can no longer enable the device. B
VSS 7 Device is unpowered and not functional. Observe that the absolute maximum ratings for all pins of the device are met, otherwise device damage may be possible. A
GND 8 Device is unpowered. Device is not functional. Observe that the absolute maximum ratings for all pins of the device are met, otherwise device damage may be possible. A
A1 9 Address stuck high. Cannot control switch. B
A0 10 Address stuck high. Cannot control switch. B
S3A 11 Corruption of signal passed onto the DA pin. If there is no limiting resistor in the switch path, then device damage is possible. A
S0A 12 Corruption of signal passed onto the DA pin. If there is no limiting resistor in the switch path, then device damage is possible. A
DA 13 Corruption of signal passed onto the SxA pin. If there is no limiting resistor in the switch path, then device damage is possible. A
S1A 14 Corruption of signal passed onto the DA pin. If there is no limiting resistor in the switch path, then device damage is possible. A
S2A 15 Corruption of signal passed onto the DA pin. If there is no limiting resistor in the switch path, then device damage is possible. A
VDD 16 No effect, normal operation. D
Table 4-16 Pin FMA for Device Pins Short-Circuited to VSS
Pin Name Pin No. Description of Potential Failure Effect(s) Failure Effect Class
S0B 1 Corruption of the signal passed onto the DB pin. If there is no limiting resistor in the switch path, then device damage is possible. A
S2B 2 Corruption of the signal passed onto the DB pin. If there is no limiting resistor in the switch path, then device damage is possible. A
DB 3 Corruption of the signal passed onto the SxB pins. If there is no limiting resistor in the switch path, then device damage is possible. A
S3B 4 Corruption of the signal passed onto the DB pin. If there is no limiting resistor in the switch path, then device damage is possible. A
S1B 5 Corruption of the signal passed onto the DB pin. If there is no limiting resistor in the switch path, then device damage is possible. A
EN 6 Possible damage to the device if the signal voltage is negative. Observe that the absolute maximum ratings for all pins of the device are met, otherwise device damage may be possible. A
VSS 7 No effect, normal operation. D
GND 8 Possible damage to the device if signal voltage is negative. Observe that the absolute maximum ratings for all pins of the device are met, otherwise device damage is possible. A
A1 9 Possible damage to the device if the signal voltage is negative. Observe that the absolute maximum ratings for all pins of the device are met, otherwise device damage may be possible. A
A0 10 Possible damage to the device if the signal voltage is negative. Observe that the absolute maximum ratings for all pins of the device are met, otherwise device damage may be possible. A
S3A 11 Corruption of the signal passed onto the DA pin. If there is no limiting resistor in the switch path, then device damage is possible. A
S0A 12 Corruption of the signal passed onto the DA pin. If there is no limiting resistor in the switch path, then device damage is possible. A
DA 13 Corruption of the signal passed onto the SxA pins. If there is no limiting resistor in the switch path, then device damage is possible. A
S1A 14 Corruption of the signal passed onto the DA pin. If there is no limiting resistor in the switch path, then device damage is possible. A
S2A 15 Corruption of the signal passed onto the DA pin. If there is no limiting resistor in the switch path, then device damage is possible. A
VDD 16 Possible damage to the device if the signal voltage is negative. Observe that the absolute maximum ratings for all pins of the device are met, otherwise device damage may be possible. A

4.4 TMUX4052-Q1: WQFN Package

Figure 4-6 shows the TMUX4052-Q1 pin diagram for the WQFN package. For a detailed description of the device pins, see the Pin Configuration and Functions section in the TMUX405x-Q1 data sheet.

Figure 4-6 Pin Diagram (WQFN Package)
Table 4-17 Pin FMA for Device Pins Short-Circuited to Ground
Pin Name Pin No. Description of Potential Failure Effect(s) Failure Effect Class
S0B 1 Corruption of the signal passed onto the DB pin. If there is no limiting resistor in the switch path, then device damage is possible. A
S2B 2 Corruption of the signal passed onto the DB pin. If there is no limiting resistor in the switch path, then device damage is possible. A
DB 3 Corruption of the signal passed onto the SxB pins. If there is no limiting resistor in the switch path, then device damage is possible. A
S3B 4 Corruption of the signal passed onto the DB pin. If there is no limiting resistor in the switch path, then device damage is possible. A
S1B 5 Corruption of the signal passed onto the DB pin. If there is no limiting resistor in the switch path, then device damage is possible. A
EN 6 EN stuck low. Can no longer disable the device without power down. B
VSS 7 There is no effect; this is normal operation, if the switch path signal voltages are positive. Possible damage to the device if the switch path signal voltages are negative. Observe that the absolute maximum ratings for all pins of the device are met, otherwise device damage may be possible. A
GND 8 No effect, normal operation. D
A1 9 Address stuck low. Cannot control switch. B
A0 10 Address stuck low. Cannot control switch. B
S3A 11 Corruption of the signal passed onto the DA pin. If there is no limiting resistor in the switch path, then device damage is possible. A
S0A 12 Corruption of the signal passed onto the DA pin. If there is no limiting resistor in the switch path, then device damage is possible. A
DA 13 Corruption of the signal passed onto the SxA pins. If there is no limiting resistor in the switch path, then device damage is possible. A
S1A 14 Corruption of the signal passed onto the DA pin. If there is no limiting resistor in the switch path, then device damage is possible. A
S2A 15 Corruption of the signal passed onto the DA pin. If there is no limiting resistor in the switch path, then device damage is possible. A
VDD 16 Device is unpowered. Device is not functional. Observe that the absolute maximum ratings for all pins of the device are met, otherwise device damage may be possible. A
Thermal Pad - No effect, normal operation. D
Table 4-18 Pin FMA for Device Open-Circuited
Pin Name Pin No. Description of Potential Failure Effect(s) Failure Effect Class
S0B 1 Corruption of the signal passed onto the DB pin. B
S2B 2 Corruption of the signal passed onto the DB pin. B
DB 3 Corruption of the signal passed onto the SxB pins. B
S3B 4 Corruption of the signal passed onto the DB pin. B
S1B 5 Corruption of the signal passed onto the DB pin. B
EN 6 Loss of control of the EN pin. Cannot turn off the device. B
VSS 7 Device is unpowered and not functional. B
GND 8 Device unpowered. Device not functional. Observe that the absolute maximum ratings for all pins of the device are met, otherwise device damage is possible. A
A1 9 Control of the address pin is lost. Cannot control switch. B
A0 10 Control of the address pin is lost. Cannot control switch. B
S3A 11 Corruption of the signal passed onto the DA pin. B
S0A 12 Corruption of the signal passed onto the DA pin. B
DA 13 Corruption of the signal passed onto the SxA pin. B
S1A 14 Corruption of the signal passed onto the DA pin. B
S2A 15 Corruption of the signal passed onto the DA pin. B
VDD 16 Device is unpowered. Device is not functional. B
Thermal Pad - No effect, normal operation. D
Table 4-19 Pin FMA for Device Pins Short-Circuited to Adjacent Pin
Pin Name Pin No. Shorted to Description of Potential Failure Effect(s) Failure Effect Class
S0B 1 S2B Possible corruption of the signal passed onto the DB pin B
S2B 2 DB Possible corruption of the signal passed onto the SxB and DB pin. B
DB 3 S3B Possible corruption of the signal passed onto the SxB and DB pin. B
S3B 4 S1B Possible corruption of the signal passed onto the DB pin B
S1B 5 EN Possible corruption of the signal passed onto the DB pin. Switch state will be undefined. B
EN 6 VSS Possible damage to device if the signal voltage is negative. Observe that the absolute maximum ratings for all pins of the device are met, otherwise device damage may be possible. A
VSS 7 GND Possible damage to device if the signal voltage is negative. Observe that the absolute maximum ratings for all pins of the device are met, otherwise device damage may be possible. A
GND 8 A1 Not considered, corner pin. D
A1 9 A0 Control of the address pin is lost. Cannot control switch. B
A0 10 S3A Possible corruption of signal passed onto the DA pin. Control of the address pin is lost. Cannot control switch. B
S3A 11 S0A Possible corruption of signal passed onto the DA pin. B
S0A 12 DA Corruption of the signal passed onto the SxA and DA pin. B
DA 13 S1A Corruption of the signal passed onto the SxA and DA pin. B
S1A 14 S2A Corruption of the signal passed onto the DA pin. B
S2A 15 VDD Corruption of the signal passed onto the DA pin. If there is no limiting resistor in the switch path, then device damage is possible. A
VDD 16 S4 Not considered, corner pin. D
Thermal Pad - N/A Not considered, thermal pad. D
Table 4-20 Pin FMA for Device Pins Short-Circuited to VDD
Pin Name Pin No. Description of Potential Failure Effect(s) Failure Effect Class
S0B 1 Corruption of the signal passed onto the DB pin. If there is no limiting resistor in the switch path, then device damage is possible. A
S2B 2 Corruption of the signal passed onto the DB pin. If there is no limiting resistor in the switch path, then device damage is possible. A
DB 3 Corruption of the signal passed onto the SxB pins. If there is no limiting resistor in the switch path, then device damage is possible. A
S3B 4 Corruption of the signal passed onto the DB pin. If there is no limiting resistor in the switch path, then device damage is possible. A
S1B 5 Corruption of the signal passed onto the DB pin. If there is no limiting resistor in the switch path, then device damage is possible. A
EN 6 EN stuck high. Can no longer enable the device. B
VSS 7 Device is unpowered and not functional. Observe that the absolute maximum ratings for all pins of the device are met, otherwise device damage may be possible. A
GND 8 Device is unpowered. Device is not functional. Observe that the absolute maximum ratings for all pins of the device are met, otherwise device damage may be possible. A
A1 9 Address stuck high. Cannot control switch. B
A0 10 Address stuck high. Cannot control switch. B
S3A 11 Corruption of the signal passed onto the DA pin. If there is no limiting resistor in the switch path, then device damage is possible. A
S0A 12 Corruption of the signal passed onto the DA pin. If there is no limiting resistor in the switch path, then device damage is possible. A
DA 13 Corruption of the signal passed onto the SxA pin. If there is no limiting resistor in the switch path, then device damage is possible. A
S1A 14 Corruption of the signal passed onto the DA pin. If there is no limiting resistor in the switch path, then device damage is possible. A
S2A 15 Corruption of the signal passed onto the DA pin. If there is no limiting resistor in the switch path, then device damage is possible. A
VDD 16 No effect, normal operation. D
Thermal Pad - No connect pin electrically floating, no effect. D
Table 4-21 Pin FMA for Device Pins Short-Circuited to VSS
Pin Name Pin No. Description of Potential Failure Effect(s) Failure Effect Class
S0B 1 Corruption of the signal passed onto the DB pin. If there is no limiting resistor in the switch path, then device damage is possible. A
S2B 2 Corruption of the signal passed onto the DB pin. If there is no limiting resistor in the switch path, then device damage is possible. A
DB 3 Corruption of the signal passed onto the SxB pins. If there is no limiting resistor in the switch path, then device damage is possible. A
S3B 4 Corruption of the signal passed onto the DB pin. If there is no limiting resistor in the switch path, then device damage is possible. A
S1B 5 Corruption of the signal passed onto the DB pin. If there is no limiting resistor in the switch path, then device damage is possible. A
EN 6 Possible damage to the device if the signal voltage is negative. Observe that the absolute maximum ratings for all pins of the device are met, otherwise device damage may be possible. A
VSS 7 No effect, normal operation. D
GND 8 Possible damage to the device if signal voltage is negative. Observe that the absolute maximum ratings for all pins of the device are met, otherwise device damage is possible. A
A1 9 Possible damage to the device if the signal voltage is negative. Observe that the absolute maximum ratings for all pins of the device are met, otherwise device damage may be possible. A
A0 10 Possible damage to the device if the signal voltage is negative. Observe that the absolute maximum ratings for all pins of the device are met, otherwise device damage may be possible. A
S3A 11 Corruption of the signal passed onto the DA pin. If there is no limiting resistor in the switch path, then device damage is possible. A
S0A 12 Corruption of the signal passed onto the DA pin. If there is no limiting resistor in the switch path, then device damage is possible. A
DA 13 Corruption of the signal passed onto the SxA pins. If there is no limiting resistor in the switch path, then device damage is possible. A
S1A 14 Corruption of the signal passed onto the DA pin. If there is no limiting resistor in the switch path, then device damage is possible. A
S2A 15 Corruption of the signal passed onto the DA pin. If there is no limiting resistor in the switch path, then device damage is possible. A
VDD 16 Possible damage to the device if the signal voltage is negative. Observe that the absolute maximum ratings for all pins of the device are met, otherwise device damage may be possible. A
Thermal Pad - No connect pin electrically floating, no effect. D

 

Texas Instruments

© Copyright 1995-2025 Texas Instruments Incorporated. All rights reserved.
Submit documentation feedback | IMPORTANT NOTICE | Trademarks | Privacy policy | Cookie policy | Terms of use | Terms of sale