SN74LV4052A-Q1 汽车级双路 4 通道模拟多路复用器和多路解复用器

本资源的原文使用英文撰写。为方便起见，TI 提供了译文；由于翻译过程中可能使用了自动化工具，TI 不保证译文的准确性。为确认准确性，请务必访问 ti.com 参考最新的英文版本（控制文档）。

下载最新的英语版本

1 特性

符合汽车应用要求
具有符合 AEC-Q100 标准的下列特性：
- 器件温度等级 1：–40°C 至 +125°C 环境工作温度范围
- 器件 HBM ESD 分类等级 2
- 器件 CDM ESD 分类等级 C4B
所有端口上均支持以混合模式电压运行
快速开关
高开关输出电压比
低开关间串扰
极低输入电流

2 应用

汽车:
- 信号门控
- 斩波
- 调制或解调（调制解调器）
- 适用于模数和数模转换系统的信号多路复用

3 说明

这些双路 4 通道 CMOS 模拟多路复用器和多路解复用器可在 1.0V 至 5.5V V_CC 电压下运行。

SN7LV4052A-Q1 器件能够处理模拟和数字信号。每个通道允许传输振幅高达 5.5V（峰值）的信号。

应用包括用于模数和数模转换系统的信号选通、斩波、调制/解调（调制解调器）以及信号多路复用。

封装信息

器件型号	封装⁽¹⁾	封装尺寸⁽²⁾
SN74LV4052A-Q1	PW（TSSOP，16）	5mm × 6.4mm
SN74LV4052A-Q1	DYY（SOT-23-THIN，16）	4.2mm x 3.26mm

(1) 有关更多信息，请参阅节 11。

(2) 封装尺寸（长 × 宽）为标称值，并包括引脚（如适用）。

逻辑图（正逻辑）

4 Pin Configuration and Functions

SN74LV4052A-Q1 PW, DYY Package, 16-Pin TSSOP,
SOT-23-THIN (Top View)

Figure 4-1 PW, DYY Package, 16-Pin TSSOP, SOT-23-THIN (Top View)

Table 4-1 Pin Functions

PIN		TYPE⁽¹⁾⁽²⁾	DESCRIPTION
NAME	NO.	TYPE⁽¹⁾⁽²⁾	DESCRIPTION
2Y0	1	I⁽¹⁾	Input to mux 2
2Y2	2	I⁽¹⁾	Input to mux 2
2-COM	3	O⁽¹⁾	Output of mux 2
2Y3	4	I⁽¹⁾	Input to mux 2
2Y1	5	I⁽¹⁾	Input to mux 2
INH	6	I	Enables the outputs of the device. Logic low level with turn the outputs on, high level will turn them off.
GND	7	-	Ground
GND	8	-	Ground
B	9	I	Selector line for outputs (see Section 7.4 for specific information)
A	10	I	Selector line for outputs (see Section 7.4 for specific information)
1Y3	11	I⁽¹⁾	Input to mux 1
1Y0	12	I⁽¹⁾	Input to mux 1
1-COM	13	O⁽¹⁾	Output of mux 1
1Y1	14	I⁽¹⁾	Input to mux 1
1Y2	15	I⁽¹⁾	Input to mux 1
V_CC	16	I	Device power input

(1) These I/O descriptions represent the device when used as a multiplexer, when this device is operated as a demultiplexer pins 1Y0, 1Y1, 1Y2, 1Y3, 2Y0, 2Y1, 2Y2, 2Y3 may be considered outputs (O) and pins 1-COM and 2-COM may be considered inputs (I).

(2) I = input, O = output

5 Specifications

5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾⁽³⁾

			MIN	MAX	UNIT
V_CC	Supply voltage		–0.5	7.0	V
V_I	Logic input voltage range		–0.5	7.0	V
V_IO	Switch I/O voltage range⁽²⁾⁽³⁾		–0.5	V_CC + 0.5	V
I_IK	Input clamp current	V_I < 0	–20		mA
I_IOK	Switch IO diode clamp current	V_IO < 0 or V_IO > V_CC	–50	50	mA
I_T	Switch continuous current	V_IO = 0 to V_CC		±25	mA
	Continuous current through V_CC or GND			±50	mA
T_stg	Storage temperature		–65	150	°C

(1) Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute maximum ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If briefly operating outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not sustain damage, but it may not be fully functional. Operating the device in this manner may affect device reliability, functionality, performance, and shorten the device lifetime.

(2) Pins are diode-clamped to the power-supply rails. Over voltage signals must be voltage and current limited to maximum ratings.

(3) This value is limited to 5.5 V maximum

5.2 ESD Ratings

				VALUE	UNIT
V_(ESD)	Electrostatic discharge	Human body model (HBM), per AEC Q100-002⁽¹⁾	All pins	±2000	V
V_(ESD)	Electrostatic discharge	Charged device model (CDM), per AEC Q100-011	All pins	±500	V

(1) AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

5.3 Thermal Information: SN74LV4052A-Q1

THERMAL METRIC		SN74LV4052A-Q1	SN74LV4052A-Q1	UNIT
		PW (TSSOP)	DYY (SOT)
		16 PINS	16 PINS
R_θJA	Junction-to-ambient thermal resistance	140.2	199.7	°C/W
R_θJC(top)	Junction-to-case (top) thermal resistance	72.6	121.2	°C/W
R_θJB	Junction-to-board thermal resistance	98.7	129.0	°C/W
Ψ_JT	Junction-to-top characterization parameter	13.4	24.6	°C/W
Ψ_JB	Junction-to-board characterization parameter	97.3	126.7	°C/W
R_θJC(bot)	Junction-to-case (bottom) thermal resistance	N/A	N/A	°C/W