ZHCSBM9C SEPTEMBER   2013  – June 2018 TPS53513

PRODUCTION DATA.  

  1. 特性
  2. 应用
  3. 说明
    1.     Device Images
      1.      简化原理图
      2.      效率
  4. 修订历史记录
  5. Pin Configuration and Functions
    1.     Pin Functions
  6. Specifications
    1. 6.1 Absolute Maximum Ratings
    2. 6.2 ESD Ratings
    3. 6.3 Recommended Operating Conditions
    4. 6.4 Thermal Information
    5. 6.5 Electrical Characteristics
    6. 6.6 Typical Characteristics
  7. Detailed Description
    1. 7.1 Overview
    2. 7.2 Functional Block Diagram
    3. 7.3 Feature Description
      1. 7.3.1  5-V LDO and VREG Start-Up
      2. 7.3.2  Enable, Soft Start, and Mode Selection
      3. 7.3.3  Frequency Selection
      4. 7.3.4  D-CAP3 Control and Mode Selection
        1. 7.3.4.1 D-CAP3 Mode
        2. 7.3.4.2 Sample and Hold Circuitry
        3. 7.3.4.3 Adaptive Zero-Crossing
      5. 7.3.5  Power-Good
      6. 7.3.6  Current Sense and Overcurrent Protection
      7. 7.3.7  Overvoltage and Undervoltage Protection
      8. 7.3.8  Out-Of-Bounds Operation
      9. 7.3.9  UVLO Protection
      10. 7.3.10 Thermal Shutdown
    4. 7.4 Device Functional Modes
      1. 7.4.1 Auto-Skip Eco-mode Light Load Operation
      2. 7.4.2 Forced Continuous-Conduction Mode
  8. Application and Implementation
    1. 8.1 Application Information
    2. 8.2 Typical Application
      1. 8.2.1 Design Requirements
      2. 8.2.2 Detailed Design Procedure
        1. 8.2.2.1 Choose the Switching Frequency
        2. 8.2.2.2 Choose the Operation Mode
        3. 8.2.2.3 Choose the Inductor
        4. 8.2.2.4 Choose the Output Capacitor
        5. 8.2.2.5 Determine the Value of R1 and R2
      3. 8.2.3 Application Curves
  9. Power Supply Recommendations
  10. 10Layout
    1. 10.1 Layout Guidelines
    2. 10.2 Layout Example
    3. 10.3 Thermal Performance
  11. 11器件和文档支持
    1. 11.1 文档支持
      1. 11.1.1 使用 WEBENCH® 工具创建定制设计方案
    2. 11.2 文档支持
      1. 11.2.1 相关文档
    3. 11.3 接收文档更新通知
    4. 11.4 社区资源
    5. 11.5 商标
    6. 11.6 静电放电警告
    7. 11.7 术语表
  12. 12机械、封装和可订购信息

封装选项

机械数据 (封装 | 引脚)
散热焊盘机械数据 (封装 | 引脚)
订购信息

D-CAP3 Mode

From small-signal loop analysis, a buck converter using the D-CAP3 mode control architecture can be simplified as shown in Figure 35.

TPS53513 ai_small_sig_loop_slusbn5.gifFigure 35. D-CAP3 Mode

The D-CAP3 control architecture includes an internal ripple generation network enabling the use of very low-ESR output capacitors such as multilayered ceramic capacitors (MLCC). No external current sensing network or voltage compensators are required with D-CAP3 control architecture. The role of the internal ripple generation network is to emulate the ripple component of the inductor current information and then combine it with the voltage feedback signal to regulate the loop operation. For any control topologies supporting no external compensation design, there is a minimum and/or maximum range of the output filter it can support. The output filter used with the TPS53513 device is a lowpass L-C circuit. This L-C filter has double pole that is described in Equation 2.

Equation 2. TPS53513 q_fp2_slusas9.gif

At low frequencies, the overall loop gain is set by the output set-point resistor divider network and the internal gain of the TPS53513 device. The low frequency L-C double pole has a 180 degree in phase. At the output filter frequency, the gain rolls off at a –40dB per decade rate and the phase drops rapidly. The internal ripple generation network introduces a high-frequency zero that reduces the gain roll off from –40 dB to –20 dB per decade and increases the phase to 90 degree one decade above the zero frequency.

The inductor and capacitor selected for the output filter must be such that the double pole of Equation 2 is located close enough to the high-frequency zero so that the phase boost provided by the high-frequency zero provides adequate phase margin for the stability requirement.

Table 2. Locating the Zero

SWITCHING
FREQUENCIES
(fSW) (kHz)
ZERO (fZ) LOCATION (kHz)
250 and 300 6
400 and 500 7
600 and 750 9
850 and 1000 12

After identifying the application requirements, the output inductance should be designed so that the inductor peak-to-peak ripple current is approximately between 25% and 35% of the ICC(max) (peak current in the application). Use Table 2 to help locate the internal zero based on the selected switching frequency. In general, where reasonable (or smaller) output capacitance is desired, Equation 3 can be used to determine the necessary output capacitance for stable operation.

Equation 3. TPS53513 q_fp1_slusas9.gif

If MLCC is used, consider the derating characteristics to determine the final output capacitance for the design. For example, when using an MLCC with specifications of 10-µF, X5R and 6.3 V, the deratings by DC bias and AC bias are 80% and 50%, respectively. The effective derating is the product of these two factors, which in this case is 40% and 4-µF. Consult with capacitor manufacturers for specific characteristics of the capacitors to be used in the system/applications.

Table 3 shows the recommended output filter range for an application design with the following specifications:

  • Input voltage, VIN = 12 V
  • Switching frequency, fSW = 600 kHz
  • Output current, IOUT = 8 A

The minimum output capacitance is verified by the small-signal measurement conducted on the EVM using the following two criteria:

  • Loop crossover frequency is less than one-half the switching frequency (300 kHz)
  • Phase margin at the loop crossover is greater than 50 degrees

For the maximum output capacitance recommendation, simplify the procedure to adopt an unrealistically high output capacitance for this type of converter design, then verify the small-signal response on the EVM using the following one criteria:

  • Phase margin at the loop crossover is greater than 50 degrees

As indicated by the phase margin, the actual maximum output capacitance (COUT(max)) can continue to go higher. However, small-signal measurement (bode plot) should be done to confirm the design.

Select a MODE pin configuration as shown in Table 4 to in double the R-C time-constant option for the maximum output capacitance design and application. Select a MODE pin configuration to use single R-C time constant option for the normal (or smaller) output capacitance design and application.

The MODE pin also selects skip-mode or FCCM-mode operation.

Table 3. Recommended Component Values

VOUT
(V)
RLOWER
(kΩ)
RUPPER
(kΩ)
LOUT
(µH)
COUT(min)
(µF)
(1)
CROSS-
OVER
(kHz)
PHASE
MARGIN
(°)
COUT(max)
(µF)
(1)
INTERNAL
RC SETTING
(µs)
INDUCTOR
ΔI/ICC(max)
ICC(max)
(A)
0.6 10 0 0.36
PIMB065T-R36MS
3 × 100 247 70 40 33% 8
48 62 30 x 100 80
1.2 10 0.68
PIMB065T-R68MS
9 × 22 207 53 40 33%
25 84 30 x 100 80
2.5 31.6 1.2
PIMB065T-1R2MS
4 × 22 185 57 40 34%
11 63 30 x 100 80
3.3 45.3 1.5
PIMB065T-1R5MS
3 × 22 185 57 40 33%
9 59 30 x 100 80
5.5 82.5 2.2
PIMB065T-2R2MS
2 × 22 185 51 40 28%
7 58 30 x 100 80
All COUT(min) and COUT(max) capacitor specifications are 1206, X5R, 10 V.

For higher output voltage at or above 2.0 V, additional phase boost might be required to secure sufficient phase margin due to phase delay/loss for higher output voltage (large on-time (tON)) setting in a fixed on time topology based operation.

A feedforward capacitor placing in parallel with RUPPER is found to be very effective to boost the phase margin at loop crossover. Refer to TI application note SLVA289 for details.

Table 4. Mode Selection and Internal RAMP R-C Time Constant

MODE
SELECTION
ACTION RMODE
(kΩ)
R-C TIME
CONSTANT (µs)
SWITCHING
FREQUENCIES
fSW (kHz)
Skip Mode Pull down to GND 0 60 250 and 300
50 400 and 500
40 600 and 750
30 850 and 1000
150 120 250 and 300
100 400 and 500
80 600 and 750
60 850 and 1000
FCCM(1) Connect to PGOOD 20 60 250 and 300
50 400 and 500
40 600 and 750
30 850 and 1000
150 120 250 and 300
100 400 and 500
80 600 and 750
60 850 and 1000
FCCM Connect to VREG 0 120 250 and 300
100 400 and 500
80 600 and 750
60 850 and 1000
Device goes into Forced CCM (FCCM) after PGOOD becomes high.