ZHCSBS0C October 2013 – January 2015 TMS570LS3137-EP
PRODUCTION DATA.
To designate the stages in the product development cycle, TI assigns prefixes to the part numbers of all devices. Each commercial family member has one of three prefixes: TMX, TMP, or TMS (for example, TMS570LS3137). These prefixes represent evolutionary stages of product development from engineering prototypes (TMX) through fully qualified production devices/tools (TMS).
Device development evolutionary flow:
TMX and TMP devices are shipped against the following disclaimer:
"Developmental product is intended for internal evaluation purposes."
TMS devices have been characterized fully, and the quality and reliability of the device have been demonstrated fully. TI's standard warranty applies.
Predictions show that prototype devices (TMX or TMP) have a greater failure rate than the standard production devices. Texas Instruments recommends that these devices not be used in any production system because their expected end-use failure rate still is undefined. Only qualified production devices are to be used.
The following documents describe the TMS570LS3137-EP microcontroller.
SPNU499 | TMS570LS31x/21x 16/32-Bit RISC Flash Microcontroller Technical Reference Manual details the integration, the environment, the functional description, and the programming models for each peripheral and subsytem in the device. | |||
SPNZ195 | TMS570LS31x/21x Microcontroller Silicon Errata (Silicon Revision C) describes the known exceptions to the functional specifications for the device silicon revision(s). |
下列链接提供到 TI 社区资源的连接。 链接的内容由各个分销商“按照原样”提供。 这些内容并不构成 TI 技术规范和标准且不一定反映 TI 的观点;请见 TI 的使用条款。
E2E is a trademark of Texas Instruments.
Cortex is a trademark of ARM Limited.
ARM is a registered trademark of ARM Limited.
All other trademarks are the property of their respective owners.
这些装置包含有限的内置 ESD 保护。 存储或装卸时,应将导线一起截短或将装置放置于导电泡棉中,以防止 MOS 门极遭受静电损伤。
The device identification code register identifies several aspects of the device including the silicon version. The details of the device identification code register are shown in Table 8-1. The device identification code register value for this device is:
31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
CP-15 | UNIQUE ID | ||||||
R-1 | R-0000000 | ||||||
23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
UNIQUE ID | TECH | ||||||
R-0010101 | R-0 | ||||||
15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
TECH | I/O VOLTAGE | PERIPH PARITY | FLASH ECC | RAM ECC | |||
R-101 | R-0 | R-1 | R-10 | R-1 | |||
7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
VERSION | 1 | 0 | 1 | ||||
R-00000 | R-1 | R-0 | R-1 |
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset |
Bit | Field | Value | Description |
---|---|---|---|
31 | CP15 | Indicates the presence of coprocessor 15 | |
1 | CP15 present | ||
30-17 | UNIQUE ID | 10101 |
Silicon version (revision) bits. This bitfield holds a unique number for a dedicated device configuration (die). |
16-13 | TECH | Process technology on which the device is manufactured. | |
0101 | F021 | ||
12 | I/O VOLTAGE | I/O voltage of the device. | |
0 | I/O are 3.3v | ||
11 | PERIPHERAL PARITY | Peripheral Parity | |
1 | Parity on peripheral memories | ||
10-9 | FLASH ECC | Flash ECC | |
10 | Program memory with ECC | ||
8 | RAM ECC | Indicates if RAM memory ECC is present. | |
1 | ECC implemented | ||
7-3 | REVISION | Revision of the Device. | |
2-0 | 101 | The platform family ID is always 0b101 |
The four die ID registers at addresses 0xFFFFE1F0, 0xFFFFE1F4, 0xFFFFE1F8 and FFFFE1FC form a 128-bit dieid with the information as shown in Table 8-2.
Item | Number of Bits | Bit Location |
---|---|---|
X-coordinate on wafer | 12 | 0xFFFFE1F0[11:0] |
Y-coordinate on wafer | 12 | 0xFFFFE1F0[23:12] |
Wafer number | 8 | 0xFFFFE1F0[31:24] |
Lot number | 24 | 0xFFFFE1F4[23:0] |
Reserved | 72 | 0xFFFFE1F4[31:24], 0xFFFFE1F8[31:0], 0xFFFFE1FC[31:0] |
The following communications modules have received certification of adherence to a standard.