SCLS712A March   2009  – June 2015 TLC59211

PRODUCTION DATA.  

  1. Features
  2. Applications
  3. Description
  4. Revision History
  5. Pin Configuration and Functions
  6. Specifications
    1. 6.1 Absolute Maximum Ratings
    2. 6.2 ESD Ratings
    3. 6.3 Recommended Operating Conditions
    4. 6.4 Thermal Information
    5. 6.5 Electrical Characteristics VCC = 3 V to 3.6 V
    6. 6.6 Electrical Characteristics VCC = 4.5 V to 5.5 V
    7. 6.7 Switching Characteristics VCC = 3 V to 3.6 V
    8. 6.8 Switching Characteristics VCC = 4.5 V to 5.5 V
    9. 6.9 Typical Characteristics
  7. Parameter Measurement Information
  8. Detailed Description
    1. 8.1 Overview
    2. 8.2 Functional Block Diagram
    3. 8.3 Feature Description
    4. 8.4 Device Functional Modes
  9. Application and Implementation
    1. 9.1 Application Information
    2. 9.2 Typical Application
      1. 9.2.1 Design Requirements
      2. 9.2.2 Detailed Design Procedure
      3. 9.2.3 Application Curve
  10. 10Power Supply Recommendations
  11. 11Layout
    1. 11.1 Layout Guidelines
    2. 11.2 Layout Example
  12. 12Device and Documentation Support
    1. 12.1 Community Resources
    2. 12.2 Trademarks
    3. 12.3 Electrostatic Discharge Caution
    4. 12.4 Glossary
  13. 13Mechanical, Packaging, and Orderable Information

封装选项

机械数据 (封装 | 引脚)
散热焊盘机械数据 (封装 | 引脚)
订购信息

8 Detailed Description

8.1 Overview

The TLC59211 is an 8-bit parallel LED and solenoid driver designed for 5-V VCC operation. Each channel is individually controlled by its input.

8.2 Functional Block Diagram

TLC59211 outschem_cls712.gif

8.3 Feature Description

Each of the 8 channels is controlled by its input Dn. When Dn is logic high, the current sink is enabled, output is low. When Dn is logic low, the current sink is disabled, output is pulled high.

TLC59211 bd_cls712.gif
1. This symbol is in accordance with ANSI/IEEE Standard 91-1984 and IEC Publication 617-12.
Figure 3. Logic Symbol1

8.4 Device Functional Modes

Table 1 lists the functional modes of the TLC59211.

Table 1. Function Table (Each Latch)(1)

INPUTS OUTPUT
D Y
L H*
H L
(1) L: Low-level
H: High-level
H*: with pullup resistor