ZHCSP31A October   2021  – December 2021 SN74HCT165-Q1

PRODUCTION DATA  

  1. 特性
  2. 应用
  3. 说明
  4. Revision History
  5. Pin Configuration and Functions
  6. Specifications
    1. 6.1 Absolute Maximum Ratings
    2. 6.2 ESD Ratings
    3. 6.3 Recommended Operating Conditions
    4. 6.4 Thermal Information
    5. 6.5 Electrical Characteristics
    6. 6.6 Timing Characteristics
    7. 6.7 Switching Characteristics
    8. 6.8 Typical Characteristics
  7. Parameter Measurement Information
  8. Detailed Description
    1. 8.1 Overview
    2. 8.2 Functional Block Diagram
    3. 8.3 Feature Description
      1. 8.3.1 Balanced CMOS Push-Pull Outputs
      2. 8.3.2 TTL-Compatible CMOS Inputs
      3. 8.3.3 Latching Logic
      4. 8.3.4 Clamp Diode Structure
    4. 8.4 Device Functional Modes
  9. Application and Implementation
    1. 9.1 Application Information
    2. 9.2 Typical Application
      1. 9.2.1 Design Requirements
        1. 9.2.1.1 Power Considerations
        2. 9.2.1.2 Input Considerations
        3. 9.2.1.3 Output Considerations
      2. 9.2.2 Detailed Design Procedure
      3. 9.2.3 Application Curve
  10. 10Power Supply Recommendations
  11. 11Layout
    1. 11.1 Layout Guidelines
    2. 11.2 Layout Example
  12. 12Device and Documentation Support
    1. 12.1 Documentation Support
      1. 12.1.1 Related Documentation
    2. 12.2 接收文档更新通知
    3. 12.3 支持资源
    4. 12.4 Trademarks
    5. 12.5 Electrostatic Discharge Caution
    6. 12.6 术语表
  13. 13Mechanical, Packaging, and Orderable Information

封装选项

机械数据 (封装 | 引脚)
散热焊盘机械数据 (封装 | 引脚)
订购信息

Timing Characteristics

over recommended operating free-air temperature range (unless otherwise noted)
PARAMETER CONDITION VCC TA = 25°C -40°C to 125°C UNIT
MIN MAX MIN MAX
fclock Clock frequency 4.5 V 31 25 MHz
tw Pulse duration SH/LD low 4.5 V 20 25 ns
5.5 V 20 25
CLK high or low 4.5 V 18 23
5.5 V 18 23
tsu Setup time SH/LD high before CLK↑ 4.5 V 20 25 ns
5.5 V 20 25
SER before CLK↑ 4.5 V 20 25
5.5 V 20 25
CLK INH low before CLK↑ 4.5 V 20 25
5.5 V 20 25
CLK INH high before CLK↑ 4.5 V 20 25
5.5 V 20 25
Data before SH/LD 4.5 V 20 25
5.5 V 20 25
th Hold time Ser data after CLK↑ or CLK INH↑ 4.5 V 7 9 ns
5.5 V 7 9
PAR data after SH/LD 4.5 V 7 9
5.5 V 7 9