ZHCSO88 June   2021 LMR33620AP-Q1 , LMR33630AP-Q1

PRODUCTION DATA  

  1. 1 特性
  2. 2 应用
  3. 3 说明
  4. 4 Revision History
  5. 5 Device Comparison Table
  6. 6 Pin Configuration and Functions
  7. 7 Specifications
    1. 7.1 Absolute Maximum Ratings
    2. 7.2 ESD Ratings
    3. 7.3 Recommended Operating Conditions
    4. 7.4 Thermal Information
    5. 7.5 Electrical Characteristics
    6. 7.6 Timing Characteristics
    7. 7.7 System Characteristics
    8. 7.8 Typical Characteristics
  8. 8 Detailed Description
    1. 8.1 Overview
    2. 8.2 Functional Block Diagram
    3. 8.3 Feature Description
      1. 8.3.1 Power-Good Flag Output
      2. 8.3.2 Enable and Start-Up
      3. 8.3.3 Current Limit and Short Circuit
      4. 8.3.4 Undervoltage Lockout and Thermal Shutdown
    4. 8.4 Device Functional Modes
      1. 8.4.1 Auto Mode
      2. 8.4.2 Dropout
      3. 8.4.3 Minimum Switch On Time
  9. 9 Application and Implementation
    1. 9.1 Application Information
    2. 9.2 Typical Application
      1. 9.2.1 Design Requirements
      2. 9.2.2 Detailed Design Procedure
        1. 9.2.2.1  Custom Design With WEBENCH® Tools
        2. 9.2.2.2  Choosing the Switching Frequency
        3. 9.2.2.3  Setting the Output Voltage
        4. 9.2.2.4  Inductor Selection
        5. 9.2.2.5  Output Capacitor Selection
        6. 9.2.2.6  Input Capacitor Selection
        7. 9.2.2.7  CBOOT
        8. 9.2.2.8  VCC
        9. 9.2.2.9  CFF Selection
        10. 9.2.2.10 External UVLO
        11. 9.2.2.11 Maximum Ambient Temperature
      3. 9.2.3 Application Curves
    3. 9.3 What to Do and What Not to Do
  10. 10Power Supply Recommendations
  11. 11Layout
    1. 11.1 Layout Guidelines
      1. 11.1.1 Ground and Thermal Considerations
    2. 11.2 Layout Example
  12. 12Device and Documentation Support
    1. 12.1 Device Support
      1. 12.1.1 第三方产品免责声明
      2. 12.1.2 Development Support
        1. 12.1.2.1 Custom Design With WEBENCH® Tools
    2. 12.2 Documentation Support
      1. 12.2.1 Related Documentation
    3. 12.3 支持资源
    4. 12.4 接收文档更新通知
    5. 12.5 Trademarks
    6. 12.6 静电放电警告
    7. 12.7 术语表
  13. 13Mechanical, Packaging, and Orderable Information

封装选项

机械数据 (封装 | 引脚)
散热焊盘机械数据 (封装 | 引脚)
订购信息

6 Pin Configuration and Functions

Figure 6-1 12-Pin VQFN RNX Package (Top View)
Table 6-1 Pin Functions
PINTYPE(1)DESCRIPTION
NO.NAME
1, 11PGNDGPower ground terminal. Connect to system ground and AGND. Connect to a bypass capacitor with short wide traces.
2, 10VINPInput supply to regulator. Connect a high-quality bypass capacitor or capacitors directly to this pin and PGND.
3NC—On the VQFN package, connect the SW pin to NC on the PCB. This simplifies the connection from the CBOOT capacitor to the SW pin. This pin has no internal connection to the regulator.
4BOOTPBootstrap supply voltage for internal high-side driver. Connect a high-quality 100-nF capacitor from this pin to the SW pin. On the VQFN package, connect the SW pin to NC on the PCB. This simplifies the connection from the CBOOT capacitor to the SW pin.
5VCCPInternal 5-V LDO output. Used as supply to internal control circuits. Do not connect to external loads. Can be used as logic supply for power-good flag. Connect a high quality 1-µF capacitor from this pin to GND.
6AGNDGAnalog ground for regulator and system. Ground reference for internal references and logic. All electrical parameters are measured with respect to this pin. Connect to system ground on PCB.
7FBAFeedback input to regulator. Connect to tap point of feedback voltage divider. Do not float. Do not ground.
8PGAOpen-drain power-good flag output. Connect to a suitable voltage supply through a current limiting resistor. High = power OK, low = power bad. Flag pulls low when EN = Low. Can be left open when not used.
9ENAEnable input to regulator. High = ON, low = OFF. Can be connected directly to VIN. Do not float.
12SWPRegulator switch node. Connect to the power inductor. On the VQFN package, the SW pin must be connected to NC on the PCB. This simplifies the connection from the CBOOT capacitor to the SW pin.
(1) A = Analog, P = Power, G = Ground