ZHCSE35
August 2015
DRV8305
PRODUCTION DATA.
1
特性
2
应用
3
说明
4
修订历史记录
5
Pin Configuration and Functions
6
Specifications
6.1
Absolute Maximum Ratings
6.2
ESD Ratings
6.3
Recommended Operating Conditions
6.4
Thermal Information
6.5
Electrical Characteristics
6.6
SPI Timing Requirements (Slave Mode Only)
6.7
Typical Characteristics
7
Detailed Description
7.1
Overview
7.2
Functional Block Diagram
7.3
Feature Description
7.3.1
Three-Phase Gate Driver
7.3.2
Operating Modes
7.3.3
Charge Pump
7.3.4
Gate Driver Architecture
7.3.5
IDRIVE/TDRIVE
7.3.6
Slew Rate/Slope Control
7.3.7
Current Shunt Amplifiers
7.3.8
Internal Regulators (DVDD and AVDD)
7.3.9
Voltage Regulator Output for Driving External Loads (VREG)
7.3.10
Protection Features
7.3.10.1
Fault and Protection Handling
7.3.10.2
Shoothrough Protection
7.3.10.3
VDS Sensing - External FET Protection and Reporting (OC Event)
7.3.10.4
Low-Side Source Monitoring (SNS_OCP)
7.3.11
Undervoltage Reporting and Undervoltage Lockout (UVLO) Protection
7.3.11.1
Battery Overvoltage Protection (PVDD_OV)
7.3.11.2
Charge Pump Overvoltage Protection (VCPH_OV/VCP_LSD_OV)
7.3.11.3
Overtemperature (OT) Warning and Protection
7.3.11.4
dV/dt Protection
7.3.11.5
VGS Protection
7.3.11.6
Gate Driver Faults
7.3.11.7
Reverse Battery Protection
7.3.11.8
MCU Watchdog
7.3.12
Pin Control Functions
7.3.12.1
EN_GATE
7.3.12.2
SPI Pins
7.3.13
Fault / Warning Classes and Recovery
7.3.13.1
Reg 09h CLR_FLTS
7.4
Device Functional Modes
7.4.1
Power-Up and Operating States Hardware Configuration for VREG/VREF
7.4.1.1
POWER Up
7.4.1.2
STANDBY State
7.4.1.3
OPERATING State
7.4.1.4
SLEEP State
7.5
Programming
7.5.1
SPI Communication
7.5.1.1
SPI
7.5.1.2
SPI Format
7.6
Register Maps
7.6.1
Read / Write Bit
7.6.2
Status Registers
7.6.3
0x1 Warning and Watchdog Reset
7.6.4
0x2 OV/VDS Faults
7.6.5
0x3 IC Faults
7.6.6
0x4 Gate Driver VGS Faults
7.6.7
Control Registers
7.6.7.1
HS Gate Driver Control (address = 0x5)
7.6.7.2
LS Gate Driver Control (address = 0x6)
7.6.7.3
Gate Drive Control (address = 0x7)
7.6.7.4
IC Operation (address = 0x9)
7.6.7.5
Shunt Amplifier Control (address = 0xA)
7.6.7.6
Voltage Regulator Control (address = 0xB)
7.6.7.7
VDS Sense Control (address = 0xC)
8
Application and Implementation
8.1
Application Information
8.2
Typical Application
8.2.1
Design Requirements
8.2.2
Detailed Design Procedure
8.2.2.1
Gate Drive Average Current
8.2.2.2
MOSFET Slew Rates
8.2.2.3
Overcurrent Protection
8.2.2.4
Current Sense Amplifiers
8.2.3
Application Curves
9
Power Supply Recommendations
9.1
Bulk Capacitance
10
Layout
10.1
Layout Guidelines
10.2
Layout Example
11
器件和文档支持
11.1
社区资源
11.2
商标
11.3
静电放电警告
11.4
Glossary
12
机械、封装和可订购信息
封装选项
机械数据 (封装 | 引脚)
PHP|48
MPQF051B
散热焊盘机械数据 (封装 | 引脚)
PHP|48
PPTD118C
订购信息
zhcse35_oa
4 修订历史记录
日期
修订版本
注释
2015 年 8 月
*
首次发布。