SLUS756D September   2007  – June 2026

PRODUCTION DATA  

  1.   1
  2. Features
  3. Applications
  4. Description
  5. Pin Configuration and Functions
    1. 4.1 Terminal Functions
  6. Specifications
    1. 5.1 Absolute Maximum Ratings
    2. 5.2 Recommended Operating Conditions
    3. 5.3 Package Thermal Data
    4. 5.4 Electrical Characteristics
    5. 5.5 Typical Charateristics
  7. Detailed Description
    1. 6.1  Functional Block Diagram
    2. 6.2  Battery Voltage Regulation
    3. 6.3  Battery Current Regulation
    4. 6.4  Input Adapter Current Regulation
    5. 6.5  Adapter Detect and Power Up
    6. 6.6  Enable and Disable Charging
    7. 6.7  System Power Selector
    8. 6.8  Battery Learn Cycles
    9. 6.9  Automatic Internal Soft-Start Charger Current
    10. 6.10 Converter Operation
    11. 6.11 Synchronous and Non-Synchronous Operation
    12. 6.12 High Accuracy IADAPT Using Current Sense Amplifier (CSA)
    13. 6.13 Input Overvoltage Protection (ACOV)
    14. 6.14 Input Undervoltage Lock Out (UVLO)
    15. 6.15 Battery Overvoltage Protection
    16. 6.16 Battery Shorted (Battery Undervoltage) Protection
    17. 6.17 Charge Overcurrent Protection
    18. 6.18 Thermal Shutdown Protection
    19. 6.19 Adapter Detected Status Register ( ACGOOD Pin)
    20. 6.20 Input Over-Power Protection (ACOP)
      1. 6.20.1 Conditions for ACOP Latch Off:
  8. Application Information
    1. 7.1 Input Capacitance Calculation
    2. 7.2 PCB Layout Design Guideline
  9. Device and Documentation Support
    1. 8.1 Receiving Notification of Documentation Updates
    2. 8.2 Support Resources
    3. 8.3 Trademarks
    4. 8.4 Electrostatic Discharge Caution
    5. 8.5 Glossary
  10. Revision History
  11. 10Mechanical, Packaging, and Orderable Information

封装选项

机械数据 (封装 | 引脚)
散热焊盘机械数据 (封装 | 引脚)
订购信息

Input Undervoltage Lock Out (UVLO)

The system must have 5 V minimum of PVCC voltage for proper operation. This PVCC voltage can come from either the input adapter or the battery, using a diode-OR input. When the PVCC voltage is below 5 V, the bias circuits REGN, VREF, and the gate drive bias to ACFET and BATFET stay inactive, even with ACDET above 0.6 V.

Note: The bq24751A will not allow ACDRV to turn on in the unique condition that ACP<3V and PVCC>UVLO. In this condition, the break-before-make protection latch gets stuck in a state that it thinks the BATDRV is ON, and does not allow the ACDRV to turn on.