SLVSKM8 January   2026 BQ24138

PRODUCTION DATA  

  1.   1
  2. 1 Features
  3. 2 Applications
  4. 3 Description
  5. 4 Pin Configuration and Functions
  6. 5 Specifications
    1. 5.1 Absolute Maximum Ratings
    2. 5.2 ESD Ratings
    3. 5.3 Recommended Operating Conditions
    4. 5.4 Thermal Information
    5. 5.5 Electrical Characteristics
    6. 5.6 Timing Requirements
  7. 6 Detailed Description
    1. 6.1 Overview
    2. 6.2 Functional Block Diagram
    3. 6.3 Feature Description
      1. 6.3.1  Power-On-Reset (POR)
      2. 6.3.2  Device Power Up from Battery
      3. 6.3.3  Device Power Up from Input Source
        1. 6.3.3.1 REGN LDO Power Up
        2. 6.3.3.2 Poor Source Qualification
        3. 6.3.3.3 Input Voltage Limit Threshold Setting (VINDPM Threshold)
        4. 6.3.3.4 Converter Power-Up
        5. 6.3.3.5 Input Current Optimizer (ICO)
        6. 6.3.3.6 25
      4. 6.3.4  Power Path Management
        1. 6.3.4.1 Narrow VDC Architecture
        2. 6.3.4.2 Dynamic Power Management
          1. 6.3.4.2.1 Input Current Limit on ILIM Pin
        3. 6.3.4.3 High Impedance (HIZ) Mode
      5. 6.3.5  Battery Charging Management
        1. 6.3.5.1 Autonomous Charging Cycle
        2. 6.3.5.2 Battery Charging Profile
        3. 6.3.5.3 Charging Termination
        4. 6.3.5.4 Thermistor Qualification
          1. 6.3.5.4.1 Advanced Temperature Profile in Charge Mode
          2. 6.3.5.4.2 TS Pin Thermistor Configuration
          3. 6.3.5.4.3 Cold/Hot Temperature Window in OTG Mode
          4. 6.3.5.4.4 JEITA Charge Rate Scaling
          5. 6.3.5.4.5 TS_BIAS Pin
        5. 6.3.5.5 Charging Safety Timers
      6. 6.3.6  USB On-The-Go (OTG)
        1. 6.3.6.1 Boost OTG Mode
      7. 6.3.7  Integrated 12-bit ADC for Monitoring
      8. 6.3.8  Status Outputs (INT , PG , STAT)
        1. 6.3.8.1 PG Pin Power Good Indicator
        2. 6.3.8.2 Charging Status Indicator (STAT)
        3. 6.3.8.3 Interrupt to Host (INT)
      9. 6.3.9  BATFET Control
        1. 6.3.9.1 Shutdown Mode
        2. 6.3.9.2 Ultra-Low Power Mode (ULPM)
        3. 6.3.9.3 System Power Reset
      10. 6.3.10 Protections
        1. 6.3.10.1 Voltage and Current Monitoring in Battery Only and HIZ Modes
          1. 6.3.10.1.1 Battery Overcurrent Protection
          2. 6.3.10.1.2 Battery Undervoltage Lockout
        2. 6.3.10.2 Voltage and Current Monitoring in Buck Mode
          1. 6.3.10.2.1 Input Overvoltage
          2. 6.3.10.2.2 System Overvoltage Protection (SYSOVP)
          3. 6.3.10.2.3 Forward Converter Cycle-by-Cycle Current Limit
          4. 6.3.10.2.4 System Short
          5. 6.3.10.2.5 Battery Overvoltage Protection (BATOVP)
          6. 6.3.10.2.6 Sleep and Poor Source Comparators
        3. 6.3.10.3 Voltage and Current Monitoring in Boost Mode
          1. 6.3.10.3.1 Boost Mode Overvoltage Protection
          2. 6.3.10.3.2 Boost Mode Duty Cycle Protection
          3. 6.3.10.3.3 Boost Mode PMID Undervoltage Protection
          4. 6.3.10.3.4 Boost Mode Battery Undervoltage
          5. 6.3.10.3.5 Boost Converter Cycle-by-Cycle Current Limit
          6. 6.3.10.3.6 Boost Mode SYS Short
        4. 6.3.10.4 Thermal Regulation and Thermal Shutdown
          1. 6.3.10.4.1 Thermal Protection in Buck Mode
          2. 6.3.10.4.2 Thermal Protection in Boost Mode
          3. 6.3.10.4.3 Thermal Protection in Battery-only Mode
    4. 6.4 Device Functional Modes
      1. 6.4.1 Host Mode and Default Mode
      2. 6.4.2 Register Bit Reset
    5. 6.5 Programming
      1. 6.5.1 Serial Interface
        1. 6.5.1.1 Data Validity
        2. 6.5.1.2 START and STOP Conditions
        3. 6.5.1.3 Byte Format
        4. 6.5.1.4 Acknowledge (ACK) and Not Acknowledge (NACK)
        5. 6.5.1.5 Target Address and Data Direction Bit
        6. 6.5.1.6 Single Write and Read
        7. 6.5.1.7 Multi-Write and Multi-Read
  8. 7 Register Maps
    1. 7.1 BQ24138 Registers
  9. 8 Application and Implementation
    1. 8.1 Application Information
    2. 8.2 Typical Application
      1. 8.2.1 Design Requirements
      2. 8.2.2 Detailed Design Procedure
        1. 8.2.2.1 Inductor Selection
        2. 8.2.2.2 Input Capacitor
        3. 8.2.2.3 Output Capacitor
      3. 8.2.3 Application Curves
    3. 8.3 Power Supply Recommendations
    4. 8.4 Layout
      1. 8.4.1 Layout Guidelines
      2. 8.4.2 Layout Example
  10. 9 Device and Documentation Support
    1. 9.1 Device Support
      1. 9.1.1 Third-Party Products Disclaimer
    2. 9.2 Documentation Support
      1. 9.2.1 Related Documentation
    3. 9.3 Receiving Notification of Documentation Updates
    4. 9.4 Support Resources
    5. 9.5 Trademarks
    6. 9.6 Electrostatic Discharge Caution
    7. 9.7 Glossary
  11. 10Revision History
  12. 11Mechanical, Packaging, and Orderable Information

封装选项

机械数据 (封装 | 引脚)
散热焊盘机械数据 (封装 | 引脚)

6.3.8.3 Interrupt to Host (INT)

In many applications, the host does not continually poll the charger status registers. Instead, the INT pin can be used to notify the host of a status change with a 256μs INT pulse. Upon receiving the interrupt pulse, the host can read the flag registers (Charger_Flag_X and FAULT_Flag_X) to determine the event that caused the interrupt, and for each flagged event, read the corresponding status registers (Charger_Status_X and FAULT_Status_X) to determine the current state. Once set to 1, the flag bits remain latched until the bits are read by the host, which clears them. The status bits, however, are updated whenever there is a change to status and always represent the current state of the system.

The INT events can be masked off to prevent INT pulses from being sent out when the pulses occur, with the exception of the initial power-up interrupt. Interrupt events are masked by setting the mask bit in registers (Charger_Mask_X and FAULT_Mask_X.) Events always cause the corresponding flag bit to be set to 1, regardless of whether or not the interrupt pulse has been masked.