ZHCSF28B May   2016  – January 2017 ADS54J20

PRODUCTION DATA.  

  1. 1 特性
  2. 2 应用
  3. 3 说明
  4. 4 修订历史记录
  5. 5 Device Comparison Table
  6. 6 Pin Configuration and Functions
  7. 7 Specifications
    1. 7.1  Absolute Maximum Ratings
    2. 7.2  ESD Ratings
    3. 7.3  Recommended Operating Conditions
    4. 7.4  Thermal Information
    5. 7.5  Electrical Characteristics
    6. 7.6  AC Characteristics
    7. 7.7  Digital Characteristics
    8. 7.8  Timing Characteristics
    9. 7.9  Typical Characteristics
    10. 7.10 Typical Characteristics: Contour
  8. 8 Detailed Description
    1. 8.1 Overview
    2. 8.2 Functional Block Diagram
    3. 8.3 Feature Description
      1. 8.3.1 Analog Inputs
      2. 8.3.2 DDC Block
        1. 8.3.2.1 Decimate-by-2 Filter
        2. 8.3.2.2 Decimate-by-4 Filter Using a Digital Mixer
        3. 8.3.2.3 Decimate-by-4 Filter with IQ Outputs
      3. 8.3.3 SYSREF Signal
        1. 8.3.3.1 SYSREF Not Present (Subclass 0, 2)
      4. 8.3.4 Overrange Indication
        1. 8.3.4.1 Fast OVR
      5. 8.3.5 Power-Down Mode
    4. 8.4 Device Functional Modes
      1. 8.4.1 Device Configuration
        1. 8.4.1.1 Serial Interface
        2. 8.4.1.2 Serial Register Write: Analog Bank
        3. 8.4.1.3 Serial Register Readout: Analog Bank
        4. 8.4.1.4 JESD Bank SPI Page Selection
        5. 8.4.1.5 Serial Register Write: JESD Bank
          1. 8.4.1.5.1 Individual Channel Programming
        6. 8.4.1.6 Serial Register Readout: JESD Bank
      2. 8.4.2 JESD204B Interface
        1. 8.4.2.1 JESD204B Initial Lane Alignment (ILA)
        2. 8.4.2.2 JESD204B Test Patterns
        3. 8.4.2.3 JESD204B Frame
        4. 8.4.2.4 JESD204B Frame
        5. 8.4.2.5 JESD204B Frame Assembly with Decimation
          1. 8.4.2.5.1 JESD Transmitter Interface
          2. 8.4.2.5.2 Eye Diagrams
    5. 8.5 Register Maps
      1. 8.5.1 Detailed Register Information
      2. 8.5.2 Example Register Writes
      3. 8.5.3 Register Descriptions
        1. 8.5.3.1 General Registers
          1. 8.5.3.1.1 Register 0h (address = 0h)
          2. 8.5.3.1.2 Register 3h (address = 3h)
          3. 8.5.3.1.3 Register 4h (address = 4h)
          4. 8.5.3.1.4 Register 5h (address = 5h)
          5. 8.5.3.1.5 Register 11h (address = 11h)
        2. 8.5.3.2 Master Page (080h) Registers
          1. 8.5.3.2.1  Register 20h (address = 20h), Master Page (080h)
          2. 8.5.3.2.2  Register 21h (address = 21h), Master Page (080h)
          3. 8.5.3.2.3  Register 23h (address = 23h), Master Page (080h)
          4. 8.5.3.2.4  Register 24h (address = 24h), Master Page (080h)
          5. 8.5.3.2.5  Register 26h (address = 26h), Master Page (080h)
          6. 8.5.3.2.6  Register 4Fh (address = 4Fh), Master Page (080h)
          7. 8.5.3.2.7  Register 53h (address = 53h), Master Page (080h)
          8. 8.5.3.2.8  Register 54h (address = 54h), Master Page (080h)
          9. 8.5.3.2.9  Register 55h (address = 55h), Master Page (080h)
          10. 8.5.3.2.10 Register 59h (address = 59h), Master Page (080h)
        3. 8.5.3.3 ADC Page (0Fh) Register
          1. 8.5.3.3.1 Register 5F (addresses = 5F), ADC Page (0Fh)
        4. 8.5.3.4 Main Digital Page (6800h) Registers
          1. 8.5.3.4.1  Register 0h (address = 0h), Main Digital Page (6800h)
          2. 8.5.3.4.2  Register 41h (address = 41h), Main Digital Page (6800h)
          3. 8.5.3.4.3  Register 42h (address = 42h), Main Digital Page (6800h)
          4. 8.5.3.4.4  Register 43h (address = 43h), Main Digital Page (6800h)
          5. 8.5.3.4.5  Register 44h (address = 44h), Main Digital Page (6800h)
          6. 8.5.3.4.6  Register 4Bh (address = 4Bh), Main Digital Page (6800h)
          7. 8.5.3.4.7  Register 4Dh (address = 4Dh), Main Digital Page (6800h)
          8. 8.5.3.4.8  Register 4Eh (address = 4Eh), Main Digital Page (6800h)
          9. 8.5.3.4.9  Register 52h (address = 52h), Main Digital Page (6800h)
          10. 8.5.3.4.10 Register 72h (address = 72h), Main Digital Page (6800h)
          11. 8.5.3.4.11 Register ABh (address = ABh), Main Digital Page (6800h)
          12. 8.5.3.4.12 Register ADh (address = ADh), Main Digital Page (6800h)
          13. 8.5.3.4.13 Register F7h (address = F7h), Main Digital Page (6800h)
        5. 8.5.3.5 JESD Digital Page (6900h) Registers
          1. 8.5.3.5.1  Register 0h (address = 0h), JESD Digital Page (6900h)
          2. 8.5.3.5.2  Register 1h (address = 1h), JESD Digital Page (6900h)
          3. 8.5.3.5.3  Register 2h (address = 2h), JESD Digital Page (6900h)
          4. 8.5.3.5.4  Register 3h (address = 3h), JESD Digital Page (6900h)
          5. 8.5.3.5.5  Register 5h (address = 5h), JESD Digital Page (6900h)
          6. 8.5.3.5.6  Register 6h (address = 6h), JESD Digital Page (6900h)
          7. 8.5.3.5.7  Register 7h (address = 7h), JESD Digital Page (6900h)
          8. 8.5.3.5.8  Register 16h (address = 16h), JESD Digital Page (6900h)
          9. 8.5.3.5.9  Register 31h (address = 31h), JESD Digital Page (6900h)
          10. 8.5.3.5.10 Register 32h (address = 32h), JESD Digital Page (6900h)
        6. 8.5.3.6 JESD Analog Page (6A00h) Registers
          1. 8.5.3.6.1 Registers 12h-5h (addresses = 12h-5h), JESD Analog Page (6A00h)
          2. 8.5.3.6.2 Register 16h (address = 16h), JESD Analog Page (6A00h)
          3. 8.5.3.6.3 Register 17h (address = 17h), JESD Analog Page (6A00h)
          4. 8.5.3.6.4 Register 1Ah (address = 1Ah), JESD Analog Page (6A00h)
          5. 8.5.3.6.5 Register 1Bh (address = 1Bh), JESD Analog Page (6A00h)
  9. 9 Application and Implementation
    1. 9.1 Application Information
      1. 9.1.1 Start-Up Sequence
      2. 9.1.2 Hardware Reset
      3. 9.1.3 SNR and Clock Jitter
    2. 9.2 Typical Application
      1. 9.2.1 Design Requirements
        1. 9.2.1.1 Transformer-Coupled Circuits
      2. 9.2.2 Detailed Design Procedure
      3. 9.2.3 Application Curves
  10. 10Power Supply Recommendations
    1. 10.1 Power Sequencing and Initialization
  11. 11Layout
    1. 11.1 Layout Guidelines
    2. 11.2 Layout Example
  12. 12器件和文档支持
    1. 12.1 文档支持
      1. 12.1.1 相关文档　
    2. 12.2 接收文档更新通知
    3. 12.3 社区资源
    4. 12.4 商标
    5. 12.5 静电放电警告
    6. 12.6 Glossary
  13. 13机械、封装和可订购信息

封装选项

机械数据 (封装 | 引脚)
散热焊盘机械数据 (封装 | 引脚)
订购信息

7 Specifications

7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)
MIN MAX UNIT
Supply voltage range AVDD3V –0.3 3.6 V
AVDD –0.3 2.1
DVDD –0.3 2.1
IOVDD –0.2 1.4
Voltage between AGND and DGND –0.3 0.3 V
Voltage applied to input pins INAP, INBP, INAM, INBM –0.3 3 V
CLKINP, CLKINM –0.3 AVDD + 0.3
SYSREFP, SYSREFM –0.3 AVDD + 0.3
SCLK, SEN, SDIN, RESET, SYNC, PDN –0.2 2.1
Storage temperature, Tstg –65 150 °C
(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

7.2 ESD Ratings

VALUE UNIT
V(ESD) Electrostatic discharge Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001(1) ±1000 V
Charged-device model (CDM), per JEDEC specification JESD22-C101(2) ±500
(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
(2) JEDEC document JEP157 states that 250-V HBM allows safe manufacturing with a standard ESD control process.

7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)(2)(3)
MIN NOM MAX UNIT
Supply voltage range AVDD3V 2.85 3.0 3.6 V
AVDD 1.8 1.9 2.0
DVDD 1.7 1.9 2.0
IOVDD 1.1 1.15 1.2
Analog inputs Differential input voltage range 1.9 VPP
Input common-mode voltage 2.0 V
Maximum analog input frequency for a 1.9-VPP input amplitude(4)(5) 400 MHz
Clock inputs Input clock frequency, device clock frequency 250(6) 1000 MHz
Input clock amplitude differential
(VCLKP – VCLKM)		 Sine wave, ac-coupled 0.75 1.5 VPP
LVPECL, ac-coupled 0.8 1.6
LVDS, ac-coupled 0.7
Input device clock duty cycle 45% 50% 55%
Temperature Operating free-air, TA –40 85 ºC
Operating junction, TJ 105(1) 125
(1) Prolonged use above the nominal junction temperature can increase the device failure-in-time (FIT) rate.
(2) SYSREF must be applied for the device to initialize; see the SYSREF Signal section for details.
(3) After power-up, always use a hardware reset to reset the device for the first time; see Table 65 for details.
(4) Operating 0.5 dB below the maximum-supported amplitude is recommended to accommodate gain mismatch in interleaving ADCs.
(5) At high frequencies, the maximum supported input amplitude reduces; see Figure 36 for details.
(6) See Table 10 and Table 12.

7.4 Thermal Information

THERMAL METRIC(1) ADS54J20 UNIT
RMP (VQFNP)
72 PINS
RθJA Junction-to-ambient thermal resistance 22.3 °C/W
RθJC(top) Junction-to-case (top) thermal resistance 5.1 °C/W
RθJB Junction-to-board thermal resistance 2.4 °C/W
ψJT Junction-to-top characterization parameter 0.1 °C/W
ψJB Junction-to-board characterization parameter 2.3 °C/W
RθJC(bot) Junction-to-case (bottom) thermal resistance 0.4 °C/W
(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

7.5 Electrical Characteristics

typical values are at TA = 25°C, full temperature range is from TMIN = –40°C to TMAX = +85°C, ADC sampling rate = 1.0 GSPS, 50% clock duty cycle, AVDD3V = 3.0 V, AVDD = DVDD = 1.9 V, IOVDD = 1.15 V, –1-dBFS differential input, and 0-dB digital gain (unless otherwise noted)
PARAMETER TEST CONDITIONS MIN TYP MAX UNIT
GENERAL
ADC sampling rate 1000 MSPS
Resolution 12 Bits
POWER SUPPLIES
AVDD3V 3.0-V analog supply 2.85 3.0 3.6 V
AVDD 1.9-V analog supply 1.8 1.9 2.0 V
DVDD 1.9-V digital supply 1.7 1.9 2.0 V
IOVDD 1.15-V SerDes supply 1.1 1.15 1.2 V
IAVDD3V 3.0-V analog supply current VIN = full-scale on both channels 334 360 mA
IAVDD 1.9-V analog supply current VIN = full-scale on both channels 359 510 mA
IDVDD 1.9-V digital supply current 8 lanes active (LMFS = 8224) 197 260 mA
4 lanes active (LMFS = 4222),
2X decimation		 197 mA
2 lanes active (LMFS = 2221),
4X decimation		 176 mA
IIOVDD 1.15-V SerDes supply current 8 lanes active (LMFS = 8224) 566 920 mA
4 lanes active (LMFS = 4222),
2X decimation		 593 mA
2 lanes active (LMFS = 2221),
4X decimation		 562 mA
PD Total power dissipation(1) 8 lanes active (LMFS = 8224) 2.71 3.1 W
4 lanes active (LMFS = 4222),
2X decimation		 2.74 W
2 lanes active (LMFS = 2221),
4X decimation		 2.66 W
Global power-down power dissipation 139 315 mW
ANALOG INPUTS (INAP, INAM, INBP, INBM)
Differential input full-scale voltage 1.9 VPP
VIC Common-mode input voltage 2.0 V
RIN Differential input resistance At 170-MHz input frequency 0.6 kΩ
CIN Differential input capacitance At 170-MHz input frequency 4.7 pF
Analog input bandwidth (3 dB) 50-Ω source driving ADC inputs terminated with 50 Ω 1.2 GHz
CLOCK INPUT (CLKINP, CLKINM)
Internal clock biasing CLKINP and CLKINM are connected to internal biasing voltage through 400 Ω 1.15 V
(1) See the Power-Down Mode section for details.

7.6 AC Characteristics

typical values are at TA = 25°C, full temperature range is from TMIN = –40°C to TMAX = +85°C, ADC sampling rate = 1.0 GSPS, 50% clock duty cycle, AVDD3V = 3.0 V, AVDD = DVDD = 1.9 V, IOVDD = 1.15 V, –1-dBFS differential input amplitude, and 0-dB digital gain (unless otherwise noted)
PARAMETER TEST CONDITIONS MIN TYP MAX UNIT
SNR Signal-to-noise ratio fIN = 10 MHz, AIN = –1 dBFS 68.4 dBFS
fIN = 100 MHz, AIN = –1 dBFS 68.3
fIN = 170 MHz, AIN = –1 dBFS 64 67.8
fIN = 230 MHz, AIN = –1 dBFS 67.4
fIN = 270 MHz, AIN = –1 dBFS 67.0
fIN = 300 MHz, AIN = –1 dBFS 66.7
fIN = 370 MHz, AIN = –1 dBFS 65.8
fIN = 470 MHz, AIN = –3 dBFS 66.3
fIN = 720 MHz AIN = –6 dBFS 65.5
AIN = –6 dBFS, gain = 5 dB 61.5
NSD Noise spectral density fIN = 10 MHz, AIN = –1 dBFS 155.4 dBFS/Hz
fIN = 100 MHz, AIN = –1 dBFS 155.3
fIN = 170 MHz, AIN = –1 dBFS 151 154.8
fIN = 230 MHz, AIN = –1 dBFS 154.4
fIN = 270 MHz, AIN = –1 dBFS 154.0
fIN = 300 MHz, AIN = –1 dBFS 153.7
fIN = 370 MHz, AIN = –1 dBFS 152.8
fIN = 470 MHz, AIN = –3 dBFS 153.3
fIN = 720 MHz AIN = –6 dBFS 152.5
AIN = –6 dBFS, gain = 5 dB 148.5
SINAD Signal-to-noise and
distortion ratio		 fIN = 10 MHz, AIN = –1 dBFS 68.3 dBFS
fIN = 100 MHz, AIN = –1 dBFS 68.1
fIN = 170 MHz, AIN = –1 dBFS 63.2 67.7
fIN = 230 MHz, AIN = –1 dBFS 67.2
fIN = 270 MHz, AIN = –1 dBFS 66.7
fIN = 300 MHz, AIN = –1 dBFS 66.3
fIN = 370 MHz, AIN = –1 dBFS 65.0
fIN = 470 MHz, AIN = –3 dBFS 65.7
fIN = 720 MHz AIN = –6 dBFS 64.7
AIN = –6 dBFS, gain = 5 dB 60.8
SFDR Spurious-free dynamic range (excluding IL spurs) fIN = 10 MHz, AIN = –1 dBFS 85.0 dBc
fIN = 100 MHz, AIN = –1 dBFS 83.0
fIN = 170 MHz, AIN = –1 dBFS 74 86.0
fIN = 230 MHz, AIN = –1 dBFS 85.0
fIN = 270 MHz, AIN = –1 dBFS 81.0
fIN = 300 MHz, AIN = –1 dBFS 78.0
fIN = 370 MHz, AIN = –1 dBFS 73.0
fIN = 470 MHz, AIN = –3 dBFS 72.0
fIN = 720 MHz AIN = –6 dBFS 68.0
AIN = –6 dBFS, gain = 5 dB 69.0
HD2 Second-order harmonic distortion fIN = 10 MHz, AIN = –1 dBFS 85.0 dBc
fIN = 100 MHz, AIN = –1 dBFS 90.0
fIN = 170 MHz, AIN = –1 dBFS 74 92.0
fIN = 230 MHz, AIN = –1 dBFS 85.0
fIN = 270 MHz, AIN = –1 dBFS 81.0
fIN = 300 MHz, AIN = –1 dBFS 81.0
fIN = 370 MHz, AIN = –1 dBFS 76.0
fIN = 470 MHz, AIN = –3 dBFS 72.0
fIN = 720 MHz AIN = –6 dBFS 68.0
AIN = –6 dBFS, gain = 5 dB 69.0
HD3 Third-order harmonic distortion fIN = 10 MHz, AIN = –1 dBFS 85.0 dBc
fIN = 100 MHz, AIN = –1 dBFS 83.0
fIN = 170 MHz, AIN = –1 dBFS 74 86.0
fIN = 230 MHz, AIN = –1 dBFS 87.0
fIN = 270 MHz, AIN = –1 dBFS 81.0
fIN = 300 MHz, AIN = –1 dBFS 78.0
fIN = 370 MHz, AIN = –1 dBFS 73.0
fIN = 470 MHz, AIN = –3 dBFS 70.0
fIN = 720 MHz AIN = –6 dBFS 77.0
AIN = –6 dBFS, gain = 5 dB 79.0
Non
HD2, HD3		 Spurious-free dynamic range
(excluding HD2, HD3, and
IL spur)		 fIN = 10 MHz, AIN = –1 dBFS 94.0 dBFS
fIN = 100 MHz, AIN = –1 dBFS 97.0
fIN = 170 MHz, AIN = –1 dBFS 77 93.0
fIN = 230 MHz, AIN = –1 dBFS 95.0
fIN = 270 MHz, AIN = –1 dBFS 95.0
fIN = 300 MHz, AIN = –1 dBFS 91.0
fIN = 370 MHz, AIN = –1 dBFS 85.0
fIN = 470 MHz, AIN = –3 dBFS 88.0
fIN = 720 MHz AIN = –6 dBFS 80.0
AIN = –6 dBFS, gain = 5 dB 83.0
ENOB Effective number of bits fIN = 10 MHz, AIN = –1 dBFS 11.1 Bits
fIN = 100 MHz, AIN = –1 dBFS 11.0
fIN = 170 MHz, AIN = –1 dBFS 10.2 11.0
fIN = 230 MHz, AIN = –1 dBFS 10.9
fIN = 270 MHz, AIN = –1 dBFS 10.8
fIN = 300 MHz, AIN = –1 dBFS 10.7
fIN = 370 MHz, AIN = –1 dBFS 10.5
fIN = 470 MHz, AIN = –3 dBFS 10.6
fIN = 720 MHz AIN = –6 dBFS 10.5
AIN = –6 dBFS, gain = 5 dB 9.8
THD Total harmonic distortion fIN = 10 MHz, AIN = –1 dBFS 82.0 dBc
fIN = 100 MHz, AIN = –1 dBFS 80.0
fIN = 170 MHz, AIN = –1 dBFS 72 83.0
fIN = 230 MHz, AIN = –1 dBFS 82.0
fIN = 270 MHz, AIN = –1 dBFS 78.0
fIN = 300 MHz, AIN = –1 dBFS 75.0
fIN = 370 MHz, AIN = –1 dBFS 70.0
fIN = 470 MHz, AIN = –3 dBFS 71.0
fIN = 720 MHz AIN = –6 dBFS 67.0
AIN = –6 dBFS, gain = 5 dB 69.0
SFDR_IL Interleaving spur fIN = 10 MHz, AIN = –1 dBFS 84.0 dBc
fIN = 100 MHz, AIN = –1 dBFS 85.0
fIN = 170 MHz, AIN = –1 dBFS 69 84.0
fIN = 230 MHz, AIN = –1 dBFS 83.0
fIN = 270 MHz, AIN = –1 dBFS 82.0
fIN = 300 MHz, AIN = –1 dBFS 81.0
fIN = 370 MHz, AIN = –1 dBFS 81.0
fIN = 470 MHz, AIN = –3 dBFS 78.0
fIN = 720 MHz AIN = –6 dBFS 79.0
AIN = –6 dBFS, gain = 5 dB 82.0
IMD3 Two-tone, third-order intermodulation distortion fIN1 = 185 MHz, fIN2 = 190 MHz,
AIN = –7 dBFS 		85 dBFS
fIN1 = 365 MHz, fIN2 = 370 MHz,
AIN = –7 dBFS 		79
fIN1 = 465 MHz, fIN2 = 470 MHz,
AIN = –7 dBFS 		75
Crosstalk isolation between channel A and B Full-scale, 170-MHz signal on aggressor, idle channel is victim 100 dB

7.7 Digital Characteristics

typical values are at TA = 25°C, full temperature range is from TMIN = –40°C to TMAX = +85°C, ADC sampling rate = 1.0 GSPS, 50% clock duty cycle, AVDD3V = 3.0 V, AVDD = DVDD = 1.9 V, IOVDD = 1.15 V, –1-dBFS differential input, and 0-dB digital gain (unless otherwise noted)
PARAMETER TEST CONDITIONS MIN TYP MAX UNITS
DIGITAL INPUTS (RESET, SCLK, SEN, SDIN, SYNC, PDN)(1)
VIH High-level input voltage All digital inputs support 1.2-V and 1.8-V logic levels 0.8 V
VIL Low-level input voltage All digital inputs support 1.2-V and 1.8-V logic levels 0.4 V
IIH High-level input current SEN 0 µA
RESET, SCLK, SDIN, PDN, SYNC 50
IIL Low-level input current SEN 50 µA
RESET, SCLK, SDIN, PDN, SYNC 0
DIGITAL INPUTS (SYSREFP, SYSREFM)
VD Differential input voltage 0.35 0.45 1.4 V
V(CM_DIG) Common-mode voltage for SYSREF(3) 1.3 V
DIGITAL OUTPUTS (SDOUT, PDN(3))
VOH High-level output voltage DVDD – 0.1 DVDD V
VOL Low-level output voltage 0.1 V
DIGITAL OUTPUTS (JESD204B Interface: DxP, DxM)(2)
VOD Output differential voltage With default swing setting 700 mVPP
VOC Output common-mode voltage 450 mV
Transmitter short-circuit current Transmitter pins shorted to any voltage between –0.25 V and 1.45 V –100 100 mA
zos Single-ended output impedance 50 Ω
Output capacitance Output capacitance inside the device,
from either output to ground		 2 pF
(1) The RESET, SCLK, SDIN, and PDN pins have a 20-kΩ (typical) internal pulldown resistor to ground, and the SEN pin has a 20-kΩ (typical) pullup resistor to IOVDD.
(2) 100-Ω differential termination.
(3) When functioning as an OVR pin for channel B.

7.8 Timing Characteristics

typical values are at TA = 25°C, full temperature range is from TMIN = –40°C to TMAX = +85°C, ADC sampling rate = 1.0 GSPS, 50% clock duty cycle, AVDD3V = 3.0 V, AVDD = DVDD = 1.9 V, IOVDD = 1.15 V, and –1-dBFS differential input (unless otherwise noted)
MIN TYP MAX UNITS
SAMPLE TIMING
Aperture delay 0.75 1.6 ns
Aperture delay matching between two channels on the same device ±70 ps
Aperture delay matching between two devices at the same temperature and supply voltage ±270 ps
Aperture jitter 120 fS rms
WAKE-UP TIMING
Wake-up time to valid data after coming out of global power-down 150 µs
LATENCY
Data latency(1): ADC sample to digital output 134 Input clock cycles
OVR latency: ADC sample to OVR bit 62 Input clock cycles
FOVR latency: ADC sample to FOVR signal on pin 18 + 4 ns Input clock cycles
tPD Propagation delay: logic gates and output buffers delay (does not change with fS) 4 ns
SYSREF TIMING
tSU_SYSREF Setup time for SYSREF, referenced to the input clock falling edge 300 900 ps
tH_SYSREF Hold time for SYSREF, referenced to the input clock falling edge 100 ps
JESD OUTPUT INTERFACE TIMING CHARACTERISTICS
Unit interval 100 400 ps
Serial output data rate 2.5 6.25 Gbps
Total jitter for BER of 1E-15 and lane rate = 6.25 Gbps 26 ps
Random jitter for BER of 1E-15 and lane rate = 6.25 Gbps 0.75 ps rms
Deterministic jitter for BER of 1E-15 and lane rate = 6.25 Gbps 12 ps, pk-pk
tR, tF Data rise time, data fall time: rise and fall times are measured from 20% to 80%,
differential output waveform, 2.5 Gbps ≤ bit rate ≤ 6.25 Gbps		 35 ps
(1) Overall ADC latency = data latency + tPDI.
ADS54J20 digital_characterstics_sbas766.gif Figure 1. SYSREF Timing
ADS54J20 timing_characterstics_sbas714.gif Figure 2. Sample Timing Requirements

7.9 Typical Characteristics

typical values are at TA = 25°C, full temperature range is from TMIN = –40°C to TMAX = +85°C, ADC sampling rate = 1.0 GSPS, 50% clock duty cycle, AVDD3V = 3.0 V, AVDD = DVDD = 1.9 V, IOVDD = 1.15 V, –1-dBFS differential input, and 0-dB digital gain (unless otherwise noted)
ADS54J20 D001_SBAS766.gif
SNR = 68.4 dBFS, SINAD = 68.3 dBFS,
THD = 84 dBc, IL spur = 89 dBc, SFDR = 87 dBc,
non HD2, HD3 spur = 93 dBc
Figure 3. FFT for 10-MHz Input Signal
ADS54J20 D003_SBAS766.gif
SNR = 67.8 dBFS, SINAD = 67.7 dBFS,
SFDR = 86 dBc, THD = 81 dBc, IL spur = 88 dBc,
non HD2, HD3 spur = 89 dBc
Figure 5. FFT for 170-MHz Input Signal
ADS54J20 D005_SBAS766.gif
SNR = 66.7 dBFS, SINAD = 66.3 dBFS,
IL spur = 85 dBc, SFDR = 77 dBc, THD = 76 dBc,
non HD2, HD3 spur = 92 dBc
Figure 7. FFT for 300-MHz Input Signal
ADS54J20 D007_SBAS766.gif
SNR = 66.3 dBFS, SINAD = 65.7 dBFS,
SFDR = 72 dBc, THD = 71 dBc,
IL spur = 81 dBc, non HD2, HD3 spur = 90 dBc
Figure 9. FFT for 470-MHz Input Signal
ADS54J20 D009_SBAS766.gif
fIN1 = 185 MHz, fIN2 = 190 MHz, each tone at –36 dBFS,
IMD = 103 dBFS
Figure 11. FFT for Two-Tone Input Signal (–36 dBFS)
ADS54J20 D011_SBAS766.gif
fIN1 = 370 MHz, fIN2 = 365 MHz, each tone at –36 dBFS,
IMD = 109 dBFS
Figure 13. FFT for Two-Tone Input Signal (–36 dBFS)
ADS54J20 D013_SBAS766.gif
fIN1 = 470 MHz, fIN2 = 465 MHz, each tone at –36 dBFS,
IMD = 109.2 dBFS
Figure 15. FFT for Two-Tone Input Signal
(–36 dBFS)
ADS54J20 D015_SBAS766.gif
fIN1 = 365 MHz, fIN2 = 370 MHz
Figure 17. Intermodulation Distortion vs Input Amplitude
(365 MHz and 370 MHz)
ADS54J20 D043_SBAS766.gif
Figure 19. Spurious-Free Dynamic Range vs
Input Frequency
ADS54J20 D042_SBAS766.gif
Figure 21. Signal-to-Noise Ratio vs Input Frequency
ADS54J20 D021_SBAS766.gif
fIN = 170 MHz
Figure 23. Spurious-Free Dynamic Range vs
AVDD Supply and Temperature
ADS54J20 D023_SBAS766.gif
fIN = 350 MHz
Figure 25. Spurious-Free Dynamic Range vs
AVDD Supply and Temperature
ADS54J20 D025_SBAS766.gif
fIN = 170 MHz
Figure 27. Spurious-Free Dynamic Range vs
DVDD Supply and Temperature
ADS54J20 D027_SBAS766.gif
fIN = 350 MHz
Figure 29. Spurious-Free Dynamic Range vs
DVDD Supply and Temperature
ADS54J20 D029_SBAS766.gif
fIN = 170 MHz
Figure 31. Spurious-Free Dynamic Range vs
AVDD3V Supply and Temperature
ADS54J20 D031_SBAS766.gif
fIN = 350 MHz
Figure 33. Spurious-Free Dynamic Range vs
AVDD3V Supply and Temperature
ADS54J20 D054_SBAS766.gif
Figure 35. Spurious-Free Dynamic Range vs
Gain and Input Frequency
ADS54J20 D032_SBAS766.gif
fIN = 170 MHz
Figure 37. Performance vs Input Amplitude
ADS54J20 D034_SBAS766.gif
fIN = 170 MHz
Figure 39. Performance vs Sampling Clock Amplitude
ADS54J20 D036_SBAS766.gif
fIN = 170 MHz
Figure 41. Performance vs Clock Duty Cycle
ADS54J20 D038_SBAS766.gif
Figure 43. Power-Supply Rejection Ratio vs Supply Signal
ADS54J20 D040_SBAS766.gif
Figure 45. Common-Mode Rejection Ratio vs Signal Frequency
ADS54J20 D044_SBAS766.gif
Figure 47. Power Consumption vs Sampling Speed
ADS54J20 D047_SBAS766.gif
SNR = 70.5 dBFS, SINAD = 69.9 dBFS,
fS = 250 MHz, fIN = 60 MHz, SFDR = 88.6 dBc,
THD = 83 dBc, non HD2, HD3 spur = 99.96 dBc
Figure 49. FFT for 60-MHz Input Signal in
Decimate-by-4 Mode
ADS54J20 D049_SBAS766.gif
SNR = 69.3 dBFS, SINAD = 68.6 dBFS,
fS = 250 MHz, fIN = 300 MHz, SFDR = 86 dBc,
non HD2, HD3 spur = 94.42 dBc
Figure 51. FFT for 300-MHz Input Signal in
Decimate-by-4 Mode
ADS54J20 D051_SBAS766.gif
SNR = 68.9 dBFS, SINAD = 68.2 dBFS,
fS = 500 MHz, fIN = 170 MHz, SFDR = 86 dBc,
non HD2, HD3 spur = 81.94 dBc
Figure 53. FFT for 170-MHz Input Signal in
Decimate-by-2 Mode
ADS54J20 D002_SBAS766.gif
SNR = 67.9 dBFS, SINAD = 67.8 dBFS,
SFDR = 87 dBc, THD = 85 dBc, IL spur = 88 dBc,
non HD2, HD3 spur = 96 dBc
Figure 4. FFT for 140-MHz Input Signal
ADS54J20 D004_SBAS766.gif
SNR = 67.4 dBFS, SINAD = 67.2 dBFS,
IL spur = 87 dBc, SFDR = 84 dBc, THD = 82 dBc,
non HD2, HD3 spur = 90 dBc
Figure 6. FFT for 230-MHz Input Signal
ADS54J20 D006_SBAS766.gif
SNR = 65.8 dBFS, SINAD = 65 dBFS,
SFDR = 74 dBc, THD = 72 dBc,
IL spur = 85 dBc, non HD2, HD3 spur = 86 dBc
Figure 8. FFT for 370-MHz Input Signal
ADS54J20 D008_SBAS766.gif
fIN1 = 185 MHz, fIN2 = 190 MHz, each tone at –7 dBFS,
IMD = 85 dBFS
Figure 10. FFT for Two-Tone Input Signal (–7 dBFS)
ADS54J20 D010_SBAS766.gif
fIN1 = 370 MHz, fIN2 = 365 MHz, each tone at –7 dBFS,
IMD = 80 dBFS
Figure 12. FFT for Two-Tone Input Signal (–7 dBFS)
ADS54J20 D012_SBAS766.gif
fIN1 = 470 MHz, fIN2 = 465 MHz, each tone at –7 dBFS,
IMD = 74.9 dBFS
Figure 14. FFT for Two-Tone Input Signal (–7 dBFS)
ADS54J20 D014_SBAS766.gif
fIN1 = 185 MHz, fIN2 = 190 MHz
Figure 16. Intermodulation Distortion vs Input Amplitude
(185 MHz and 190 MHz)
ADS54J20 D016_SBAS766.gif
fIN1 = 465 MHz, fIN2 = 470 MHz
Figure 18. Intermodulation Distortion vs Input Amplitude
(465 MHz and 470 MHz)
ADS54J20 D018_SBAS766.gif
Figure 20. Interleaving Spur vs Input Frequency
ADS54J20 D020_SBAS766.gif
fIN = 170 MHz
Figure 22. Signal-to-Noise Ratio vs
AVDD Supply and Temperature
ADS54J20 D022_SBAS766.gif
fIN = 350 MHz
Figure 24. Signal-to-Noise Ratio vs
AVDD Supply and Temperature
ADS54J20 D024_SBAS766.gif
fIN = 170 MHz
Figure 26. Signal-to-Noise Ratio vs
DVDD Supply and Temperature
ADS54J20 D026_SBAS766.gif
fIN = 350 MHz
Figure 28. Signal-to-Noise Ratio vs
DVDD Supply and Temperature
ADS54J20 D028_SBAS766.gif
fIN = 170 MHz
Figure 30. Signal-to-Noise Ratio vs
AVDD3V Supply and Temperature
ADS54J20 D030_SBAS766.gif
fIN = 350 MHz
Figure 32. Signal-to-Noise Ratio vs
AVDD3V Supply and Temperature
ADS54J20 D053_SBAS766.gif
Figure 34. Signal-to-Noise Ratio vs
Gain and Input Frequency
ADS54J20 D046_SBAS766.gif
Figure 36. Maximum Supported Amplitude vs Frequency
ADS54J20 D033_SBAS766.gif
fIN = 350 MHz
Figure 38. Performance vs Input Amplitude
ADS54J20 D035_SBAS766.gif
fIN = 350 MHz
Figure 40. Performance vs Sampling Clock Amplitude (Differential)
ADS54J20 D037_SBAS766.gif
fIN = 350 MHz
Figure 42. Performance vs Clock Duty Cycle
ADS54J20 D039_SBAS766.gif
SNR = 66.7 dBFS, SINAD = 65.7 dBFS,
SFDR = 79 dBc, fIN = 170.1 MHz,
fPSRR = 5 MHz, non HD2, HD3 spur = 84 dBc
Figure 44. Power-Supply Rejection Ratio FFT for
Test Signals on the AVDD Supply
ADS54J20 D041_SBAS766.gif
Figure 46. Common-Mode Rejection Ratio FFT
ADS54J20 D045_SBAS766.gif
Figure 48. Power vs Temperature
ADS54J20 D048_SBAS766.gif
SNR = 70.2 dBFS, SINAD = 69.6 dBFS,
fS = 250 MHz, fIN = 170 MHz, SFDR = 87 dBc,
non HD2, HD3 spur = 90.42 dBc
Figure 50. FFT for 170-MHz Input Signal in
Decimate-by-4 Mode
ADS54J20 D050_SBAS766.gif
SNR = 67.6 dBFS, SINAD = 66.8 dBFS,
fS = 250 MHz, fIN = 450 MHz, SFDR = 83 dBc,
non HD2, HD3 spur = 90.44 dBc
Figure 52. FFT for 450-MHz Input Signal in
Decimate-by-4 Mode
ADS54J20 D052_SBAS766.gif
SNR = 66.7 dBFS, SINAD = 65.9 dBFS,
fS = 500 MHz, fIN = 350 MHz, SFDR = 80 dBc,
non HD2, HD3 spur = 80.83 dBc
Figure 54. FFT for 350-MHz Input Signal in
Decimate-by-2 Mode

7.10 Typical Characteristics: Contour

typical values are at TA = 25°C, full temperature range is from TMIN = –40°C to TMAX = +85°C, ADC sampling rate = 1.0 GSPS, 50% clock duty cycle, AVDD3V = 3.0 V, AVDD = DVDD = 1.9 V, IOVDD = 1.15 V, –1-dBFS differential input, and 0-dB digital gain (unless otherwise noted)
ADS54J20 contour_SNR_sbas766.png
Figure 55. Signal-to-Noise-Ratio with
0-dB Digital Gain
ADS54J20 contour_SFDR_sbas766.png
Figure 56. Spurious-Free Dynamic Range with
0-dB Digital Gain