ZHCSIH9F March 2009 – July 2018 TPS65023-Q1
PRODUCTION DATA.
7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
DCDC2 PHASE1 | DCDC2 PHASE0 | DCDC3 PHASE1 | DCDC3 PHASE0 | LOW RIPPLE | FPWM DCDC2 | FPW DCDC1 | FPWM DCDC3 |
R/W-1 | R/W-0 | R/W-1 | R/W-1 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
The CON_CTRL register is used to force any or all of the converters into forced PWM operation when low output-voltage ripple is vital. It is also used to control the phase shift between the three converters to minimize the input rms current, hence reduce the required input blocking capacitance. The DCDC1 converter is taken as the reference and consequently has a fixed-zero phase shift.
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
7–6 | DCDC2 PHASE1, PHASE0 | R/W | 10 |
DCDC2 Converter delay is set by these bits. 00 = Zero 01 = 1/4 cycle 10 = 1/2 cycle 11 = 3/4 cycle |
5–4 | DCDC3 PHASE1, PHASE0 | R/W | 11 |
DCDC3 Converter delay is set by these bits. 00 = Zero 01 = 1/4 cycle 10 = 1/2 cycle 11 = 3/4 cycle |
3 | LOW RIPPLE: | R/W | 0 |
0 = PFM mode operation optimized for high efficiency for all converters 1 = PFM mode operation optimized for low output-voltage ripple for all converters |
2 | FPWM DCDC2: | R/W | 0 |
0 = DCDC2 converter operates in PWM or PFM mode 1 = DCDC2 converter is forced into fixed-frequency PWM mode. |
1 | FPWM DCDC1: | R/W | 0 |
0 = DCDC1 converter operates in PWM or PFM mode 1 = DCDC1 converter is forced into fixed-frequency PWM mode. |
0 | FPWM DCDC3: | R/W | 0 |
0 = DCDC3 converter operates in PWM or PFM mode 1 = DCDC3 converter is forced into fixed-frequency PWM mode. |