ZHCSCT5A September   2014  – January 2017 TPS54561-Q1

PRODUCTION DATA.  

  1. 特性
  2. 应用范围
  3. 说明
  4. 修订历史记录
  5. Pin Configuration and Functions
  6. Specifications
    1. 6.1 Absolute Maximum Ratings
    2. 6.2 ESD Ratings
    3. 6.3 Recommended Operating Conditions
    4. 6.4 Thermal Information
    5. 6.5 Electrical Characteristics
    6. 6.6 Timing Requirements
    7. 6.7 Switching Characteristics
    8. 6.8 Typical Characteristics
  7. Detailed Description
    1. 7.1 Overview
    2. 7.2 Functional Block Diagram
    3. 7.3 Feature Description
      1. 7.3.1  Fixed-Frequency PWM Control
      2. 7.3.2  Slope Compensation Output Current
      3. 7.3.3  Pulse-Skipping Eco-mode Control Scheme
      4. 7.3.4  Low-Dropout Operation and Bootstrap Voltage (BOOT)
      5. 7.3.5  Error Amplifier
      6. 7.3.6  Adjusting the Output Voltage
      7. 7.3.7  Enable and Adjust Undervoltage Lockout
      8. 7.3.8  Soft-Start and Tracking Pin (SS/TR)
      9. 7.3.9  Sequencing
      10. 7.3.10 Constant Switching Frequency and Timing Resistor (RT/CLK Pin)
      11. 7.3.11 Accurate Current-Limit Operation and Maximum Switching Frequency
      12. 7.3.12 Synchronization to RT/CLK Pin
      13. 7.3.13 Power Good (PWRGD Pin)
      14. 7.3.14 Overvoltage Protection
      15. 7.3.15 Thermal Shutdown
      16. 7.3.16 Small-Signal Model for Loop Response
      17. 7.3.17 Simplified Small-Signal Model for Peak-Current-Mode Control
      18. 7.3.18 Small-Signal Model for Frequency Compensation
    4. 7.4 Device Functional Modes
      1. 7.4.1 Operation With VI = < 4.5 V (Minimum VDD)
      2. 7.4.2 Operation With EN Control
  8. Application and Implementation
    1. 8.1 Application Information
    2. 8.2 Typical Application
      1. 8.2.1 Design Requirements
      2. 8.2.2 Detailed Design Procedure
        1. 8.2.2.1  Custom Design with WEBENCH® Tools
        2. 8.2.2.2  Selecting the Switching Frequency
        3. 8.2.2.3  Output Inductor Selection (L(O))
        4. 8.2.2.4  Output Capacitor
        5. 8.2.2.5  Catch Diode
        6. 8.2.2.6  Input Capacitor
        7. 8.2.2.7  Soft-Start Capacitor
        8. 8.2.2.8  Bootstrap Capacitor Selection
        9. 8.2.2.9  Undervoltage Lockout Set Point
        10. 8.2.2.10 Output Voltage and Feedback Resistor Selection
        11. 8.2.2.11 Compensation
        12. 8.2.2.12 Discontinuous Conduction Mode and Eco-mode Boundary
        13. 8.2.2.13 Power Dissipation Estimate
      3. 8.2.3 Safe Operating Area
      4. 8.2.4 Application Curves
      5. 8.2.5 Inverting Power Supply
      6. 8.2.6 Split-Rail Power Supply
  9. Power Supply Recommendations
  10. 10Layout
    1. 10.1 Layout Guidelines
    2. 10.2 Layout Example
  11. 11器件和文档支持
    1. 11.1 器件支持
      1. 11.1.1 开发支持
    2. 11.2 文档支持
      1. 11.2.1 相关文档
      2. 11.2.2 使用 WEBENCH® 工具定制设计方案
    3. 11.3 接收文档更新通知
    4. 11.4 社区资源
    5. 11.5 商标
    6. 11.6 静电放电警告
    7. 11.7 Glossary
  12. 12机械、封装和可订购信息

封装选项

机械数据 (封装 | 引脚)
散热焊盘机械数据 (封装 | 引脚)
订购信息

Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI’s customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

Application Information

The TPS54561-Q1 device is a 60-V, 5-A, step-down regulator with an integrated high-side MOSFET. This device typically converts a higher dc voltage to a lower dc voltage with a maximum available output current of 5 A. Example applications are: 12-V, 24-V and 48-V industrial, automotive and communication power systems. Use the following design procedure to select component values for the TPS54561-Q1 device. This procedure illustrates the design of a high-frequency switching regulator using ceramic output capacitors. The Excel™ spreadsheet (SLVC452) located on the product page can help on all calculations. Alternatively, use the WEBENCH software to generate a complete design. The WEBENCH software uses an iterative design procedure and accesses a comprehensive database of components when generating a design. This section presents a simplified discussion of the design process.

Typical Application

TPS54561-Q1 appsch_SLVSC60.gif Figure 46. 5-V Output TPS54561-Q1 Design Example

Design Requirements

This guide illustrates the design of a high-frequency switching regulator using ceramic output capacitors. The designer must know a few parameters in order to start the design process. Determination of these requirements is typically at the system level. This example design uses the following known parameters:

DESIGN PARAMETER EXAMPLE VALUE
Output voltage (VO) 5 V
Transient response, 1.25-A to 3.75-A load step ΔVO = ±4 %
Maximum output current (IO) 5 A
Input voltage (VI) 12 V nominal, 7 V to 60 V
Output voltage ripple (VO(RIPPLE)) 0.5% of VO
Start input voltage (rising VI) 6.5 V
Stop input voltage (falling VI) 5 V

Detailed Design Procedure

Custom Design with WEBENCH® Tools

Click here to create a custom design using the TPS54561-Q1 device with the WEBENCH® Power Designer.

  1. Start by entering your VIN, VOUT, and IOUT requirements.
  2. Optimize your design for key parameters like efficiency, footprint and cost using the optimizer dial and compare this design with other possible solutions from Texas Instruments.
  3. The WEBENCH Power Designer provides you with a customized schematic along with a list of materials with real time pricing and component availability.
  4. In most cases, you will also be able to:
    • Run electrical simulations to see important waveforms and circuit performance
    • Run thermal simulations to understand the thermal performance of your board
    • Export your customized schematic and layout into popular CAD formats
    • Print PDF reports for the design, and share your design with colleagues
  5. Get more information about WEBENCH tools at www.ti.com/WEBENCH.

Selecting the Switching Frequency

The first step is to choose a switching frequency for the regulator. Typically, the designer uses the highest switching frequency possible because this produces the smallest solution size. High switching frequency allows for lower-value inductors and smaller output capacitors compared to a power supply that switches at a lower frequency. Several factors including the minimum controllable on-time of the internal power switch, the input voltage, the output voltage, and the frequency-foldback protection limit the switching frequency that the designer can select.

Use Equation 12 and Equation 13 to calculate the upper limit of the switching frequency for the regulator. Choose the lower-value result from the two equations. Switching frequencies higher than these values result in pulse-skipping or the lack of overcurrent protection during a short circuit.

The typical minimum controllable on-time, t(ON), is 100 ns for the TPS54561-Q1 device. For this example, the output voltage is 5 V and the maximum input voltage is 60 V, which allows for a maximum switch frequency up to 955 kHz to avoid pulse skipping from Equation 28. To ensure overcurrent runaway is not a concern during short circuits, use Equation 29 to determine the maximum switching frequency for frequency foldback protection. With a maximum input voltage of 60 V, assuming a diode voltage of 0.7 V, inductor resistance of 11 mΩ, switch resistance of 87 mΩ, a current limit value of 6 A, and short-circuit output voltage of 0.1 V, the maximum switching frequency is 1151 kHz.

For this design, choose a lower switching frequency of 400 kHz to operate comfortably below the calculated maximums. To determine the timing resistance for a given switching frequency, use Equation 10, or the curve in Figure 6, or the curve in Figure 7. Resistor R3 sets the switching frequency shown in Figure 46. For 400-kHz operation, the closest standard value resistor is 243 kΩ.

Equation 28. TPS54561-Q1 eq28_fSWskip_SLVSC60.gif
Equation 29. TPS54561-Q1 eq29_fSWshift_SLVSC60.gif
Equation 30. TPS54561-Q1 eq30_RT_SLVSC60.gif

Output Inductor Selection (L(O))

To calculate the minimum value of the output inductor, use Equation 31.

k(IND) is a ratio that represents the amount of inductor ripple current relative to the maximum output current. The output capacitor filters the inductor ripple current. Therefore, choosing high inductor ripple currents impacts the selection of the output capacitor, because the output capacitor must have a ripple current rating equal to or greater than the inductor ripple current. In general, the inductor ripple value is at the discretion of the designer. However, the designer may use the following guidelines.

For designs using low-ESR output capacitors such as ceramics, a value as high as k(IND) = 0.3 may be desirable. When using higher-ESR output capacitors, k(IND) = 0.2 yields better results. Because the inductor ripple current is part of the current-mode PWM control system, the inductor ripple current should always be greater than 150 mA for stable PWM operation. In a wide-input voltage regulator, choosing a relatively large inductor ripple current is best to provide sufficient ripple current with the input voltage at the minimum.

For this design example, k(IND) = 0.3 and the calculated inductor value is 7.6 µH. The nearest standard value is 7.2 µH. It is important not to exceed both the rms current and saturation-current ratings of the inductor. Equation 33 and Equation 34 calculate the rms and peak inductor current. For this design, the rms inductor current is 5.021 A and the peak inductor current is 5.817 A. The chosen inductor has an rms current rating of 6 A and a saturation current rating of 7.9 A.

As the equation set demonstrates, lowering ripple currents reduces the output voltage ripple of the regulator but requires a larger value of inductance. Selecting higher ripple currents increases the output-voltage ripple of the regulator but allows for a lower inductance value.

The current flowing through the inductor is the inductor ripple current plus the output current. During power up, faults, or transient load conditions, the inductor current can increase above the peak inductor current level calculated previously. In transient conditions, the inductor current can increase up to the switch-current limit of the device. For this reason, the most-conservative design approach is to choose an inductor with a saturation current rating equal to or greater than the switch-current limit of the TPS54561-Q1 device, which is nominally 7.5 A.

Equation 31. TPS54561-Q1 eq31_LOmin_SLVSC60.gif

spacer

Equation 32. TPS54561-Q1 eq32_Iripple_SLVSC60.gif

spacer

Equation 33. TPS54561-Q1 eq33_ILrms_SLVSC60.gif

spacer

Equation 34. TPS54561-Q1 eq34_ILpeak_SLVSC60.gif

Output Capacitor

There are three primary considerations for selecting the value of the output capacitor. The output capacitor determines the modulator pole, the output voltage ripple, and the regulator response to a large change in load current. It is necessary to select the output capacitance based on the most-stringent of these three criteria.

The desired response to a large change in the load current is the first criterion. The output capacitor must supply the increased load current until the regulator responds to the load step. The regulator does not respond immediately to a large, fast increase in the load current such as transitioning from no load to a full load. The regulator usually needs two or more clock cycles for the control loop to sense the change in output voltage and adjust the peak switch current in response to the higher load. The output capacitance must be large enough to supply the difference in current for two clock cycles to maintain the output voltage within the specified range. Equation 35 shows the minimum output capacitance necessary, where ΔIO is the change in output current, f(sw) is the regulator switching frequency, and ΔVO is the allowable change in the output voltage. For this example, the transient load response specification is 4% change in VO for a load step from 1.25 A to 3.75 A. Therefore, ΔIO is 3.75 A – 1.25 A = 2.5 A, and ΔVO = 4% × 5 V = 0.2 V. Using these numbers gives a minimum capacitance of 62.5 µF. This value does not take the ESR of the output capacitor into account in the output voltage change. For ceramic capacitors, the ESR is usually small enough to ignore. Aluminum electrolytic and tantalum capacitors have higher ESR, and load-step calculations must include the ESR term.

Sizing of the output capacitor must be such as to absorb energy stored in the inductor when transitioning from a high to low load current. The catch diode of the regulator cannot sink current, so energy stored in the inductor can produce an output voltage overshoot when the load current rapidly decreases. Figure 51 shows a typical load-step response. The excess energy absorbed in the output capacitor increases the voltage on the capacitor. Sizing of the capacitor must be such as to maintain the desired output voltage during these transient periods. Equation 36 calculates the minimum capacitance required to keep the output voltage overshoot to a desired value, where L(O) is the value of the inductor, IOH is the output current under heavy load, IOL is the output under light load, VP is the peak output voltage, and V(int) is the initial voltage. For this example, the worst-case load step is from 3.75 A to 1.25 A. The output voltage increases during this load transition, and the stated maximum in our specification is 4% of the output voltage. This makes V(P) = 1.04 × 5 V = 5.2 V. V(int) is the initial capacitor voltage which is the nominal output voltage of 5 V. Using these numbers in Equation 36 yields a minimum capacitance of 44.1 µF.

Equation 37 calculates the minimum output capacitance needed to meet the output-voltage ripple specification, where f(SW) is the switching frequency, VO(RIPPLE) is the maximum allowable output voltage ripple, and IO(RIPPLE) is the inductor ripple current. Equation 37 yields 19.9 µF.

Equation 38 calculates the maximum ESR an output capacitor can have to meet the output voltage ripple specification. Equation 38 indicates the ESR should be less than 15.7 mΩ.

The most stringent criterion for the output capacitor is 62.5 µF, required to maintain the output voltage within regulation tolerance during a load transient.

Capacitance de-ratings for aging, temperature, and dc bias increase this minimum value. For this example, the selection is three 47-µF, 10-V ceramic capacitors with 5 mΩ of ESR. The derated capacitance is 87.4 µF, well above the minimum required capacitance of 62.5 µF.

Capacitors generally have a maximum ripple-current rating. Filtering a ripple current equal to or below that maximum ripple current does not degrade capacitor reliability. Some capacitor data sheets specify the root-mean-square (rms) value of the maximum ripple current. Use Equation 39 to calculate the rms ripple current that the output capacitor must support. For this example, Equation 39 yields 459 mA.

Equation 35. TPS54561-Q1 eq35_Co_SLVSC60.gif
Equation 36. TPS54561-Q1 eq36_Co1_SLVSC60.gif
Equation 37. TPS54561-Q1 eq37_Co2_SLVSC60.gif
Equation 38. TPS54561-Q1 eq38_Resr_SLVSC60.gif
Equation 39. TPS54561-Q1 eq39_IcoRMS_SLVSC60.gif

Catch Diode

The TPS54561-Q1 device requires an external catch diode between the SW pin and GND. The selected diode must have a reverse voltage rating equal to or greater than maximum input voltage. The peak current rating of the diode must be greater than the maximum inductor current. Schottky diodes are typically a good choice for the catch diode because of the low forward voltage of these diodes. The lower the forward voltage of the diode, the higher the efficiency of the regulator.

Typically, diodes with higher voltage and current ratings have higher forward voltages. A diode with a minimum of 60-V reverse voltage is preferable, to allow input voltage transients up to the rated voltage of the TPS54561-Q1 device.

For the example design, select the Schottky diode for its lower forward voltage and good thermal characteristics compared to smaller devices. The typical forward voltage of the diode is 0.52 V at 5 A.

One must select the diode with an appropriate power rating. The diode conducts the output current during the off-time of the internal power switch. The off-time of the internal switch is a function of the maximum input voltage, the output voltage, and the switching frequency. Multiplying the output current during the off-time with the forward voltage of the diode can calculate the instantaneous conduction losses of the diode. At higher switching frequencies, take the ac losses of the diode into account. The ac losses of the diode are because of the charging and discharging of the junction capacitance, and also of reverse-recovery charge. Use Equation 40 to calculate the total power dissipation, including conduction losses and ac losses of the diode.

The selected diode has a junction capacitance of 180 pF. Using Equation 40 with the nominal input voltage of 12 V, the total loss in the diode is 1.65 W.

If the power supply spends a significant amount of time at light load currents or in sleep mode, consider using a diode which has a low leakage current and slightly higher forward voltage drop.

Equation 40. TPS54561-Q1 eq40_Pd_SLVSC60.gif

Input Capacitor

The TPS54561-Q1 device requires a high-quality ceramic type X5R or X7R input decoupling capacitor with at least 3 µF of effective capacitance. Some applications benefit from additional bulk capacitance. The effective capacitance includes any loss of capacitance because of dc bias effects. The voltage rating of the input capacitor must be greater than the maximum input voltage. The capacitor must also have a ripple-current rating greater than the maximum input current ripple of the TPS54561-Q1 device. Use Equation 41 to calculate the input ripple current.

The value of a ceramic capacitor varies significantly with temperature and the dc bias applied to the capacitor. Selecting a dielectric material that is more stable over temperature can minimize the capacitance variations because of temperature. The usual selection for capacitors in a switching regulator is X5R or X7R ceramic dielectric, because they have a high capacitance-to-volume ratio and are fairly stable over temperature. The input capacitor selection must also consider the dc bias. The effective value of a capacitor decreases as the dc bias across a capacitor increases.

This example design requires a ceramic capacitor with at least a 60-V voltage rating to support the maximum input voltage. Common standard ceramic capacitor voltage ratings include 4 V, 6.3 V, 10 V, 16 V, 25 V, 50 V or 100 V. For this example, use four 2.2-µF, 100-V capacitors in parallel.

The input capacitance value determines the input ripple voltage of the regulator. Use Equation 42 to calculate the input voltage ripple. Using the design example values, IO = 5 A, C(I) = 8.8 µF, f(sw) = 400 kHz, yields an input voltage ripple of 355 mV and an rms input ripple current of 2.26 A.

Equation 41. TPS54561-Q1 eq41_IciRMS_SLVSC60.gif
Equation 42. TPS54561-Q1 eq42_deltaVi_SLVSC60.gif

Soft-Start Capacitor

The soft-start capacitor determines the minimum amount of time for the output voltage to reach its nominal programmed value during power up. This is useful if a load requires a controlled voltage slew rate. Adjustable soft-start is also useful if the output capacitance is large and would require large amounts of current to charge the capacitor quickly to the output-voltage level. The large currents necessary to charge the output capacitor may make the TPS54561-Q1 device reach the current limit, or the excessive current draw from the input power supply may cause the input voltage rail to sag. Limiting the output-voltage slew rate solves both of these problems.

The soft-start time must be long enough to allow the regulator to charge the output capacitor up to the output voltage without drawing excessive current. Use Equation 43 to find the minimum soft-start time, t(SS), necessary to charge the output capacitor, C(O), from 10% to 90% of the output voltage, VO, with an typical soft-start current of I(SS). In the example, to charge the effective output capacitance of 87.4 µF up to 5 V with an average current of 1 A requires a 0.3-ms soft-start time.

After selecting the soft-start time, calculate the soft-start capacitor value by using Equation 5. For the example circuit, the soft-start time is not too critical, because the output capacitor value is 3 × 47 µF, which does not require much current to charge to 5 V. The example circuit has the soft-start time set to an arbitrary value of 3.5 ms, which requires a 9.3-nF soft-start capacitor, as calculated by Equation 44. For this design, use the next-larger standard value of 10 nF.

Equation 43. TPS54561-Q1 eq43_tSS_SLVSC60.gif
Equation 44. TPS54561-Q1 eq44_C13_SLVSC60.gif

Bootstrap Capacitor Selection

The TPS54561-Q1 device requires a 0.1-µF ceramic capacitor connected between the BOOT and SW pins for proper operation. The recommendation is a ceramic capacitor with X5R or better grade dielectric. The capacitor should have a 10-V or higher voltage rating.

Undervoltage Lockout Set Point

Using an external voltage divider on the EN pin of the TPS54561-Q1 device can adjust the undervoltage lockout (UVLO). The UVLO has two thresholds, one for power up when the input voltage is rising and the other for power down when the input voltage is falling. For the example design, the TPS54561-Q1 device should turn on and start switching once the input voltage increases above 6.5 V (UVLO start). After the regulator starts switching, it should continue to do so until the input voltage falls below 5 V (UVLO stop).

A resistor divider consisting of R(UVLO1) and R(UVLO2) between VI and ground, and connected to the EN pin, can set programmable UVLO threshold voltage. Equation 3 and Equation 4 calculate the resistance values necessary. For the example application, a 442-kΩ resistor between VI and EN (R1) and a 90.9-kΩ resistor between EN and ground (R2) are required to produce the 6.5-V start and 5-V stop voltages.

Equation 45. TPS54561-Q1 eq45_R1_SLVSC60.gif
Equation 46. TPS54561-Q1 eq46_R2_SLVSC60.gif

Output Voltage and Feedback Resistor Selection

The voltage divider of R5 and R6 sets the output voltage. For the example design, select 10.2 kΩ for R6. Use Equation 2 to calculate R5 as 53.55 kΩ. The nearest standard 1% resistor is 53.6 kΩ. Because of the input current of the FB pin, the current flowing through the feedback network should be greater than 1 µA to maintain the output voltage accuracy. A value for R6 of less than 800 kΩ satisfies this requirement. Choosing higher resistor values decreases quiescent current and improves efficiency at low output currents but may also introduce noise immunity problems.

Equation 47. TPS54561-Q1 eq47_R5_SLVSC60.gif

Compensation

There are several methods to design compensation for dc-dc regulators. The method presented here is easy to calculate and ignores the effects of the slope compensation that is internal to the device. Ignoring the slope compensation causes the actual crossover frequency to be lower than the crossover frequency used in the calculations. This method assumes the crossover frequency is between the modulator pole and the ESR zero and the ESR zero is at least 10 times greater the modulator pole.

To get started, calculate the modulator pole, f(P,mod), and the ESR zero, f(Z,mod) using Equation 48 and Equation 49. For output capacitance C(O), use a derated value of 87.4 µF. Use equations Equation 50 and Equation 51 to estimate a starting point for the crossover frequency, f(CO). For the example design, f(P,mod) is 1821 Hz and f(Z,mod) is 1090 kHz. Equation 50 is the geometric mean of the modulator pole and the ESR zero, and Equation 51 is the geometric mean of modulator pole and half of the switching frequency. Equation 50 yields 44.6 kHz and Equation 51 gives 19.1 kHz. Use the geometric mean value of Equation 50 and Equation 51 for an initial crossover frequency which is 29.2 kHz. For this example, the target crossover frequency is 30 kHz for an improved transient response.

Next, calculate the compensation components. Use of a resistor in series with a capacitor creates a compensating zero. A capacitor in parallel with these two components forms the compensating pole.

Equation 48. TPS54561-Q1 eq48_fPmod_SLVSC60.gif
Equation 49. TPS54561-Q1 eq49_fZmod_SLVSC60.gif
Equation 50. TPS54561-Q1 eq50_fCO1_SLVSC60.gif
Equation 51. TPS54561-Q1 eq51_fCO2_SLVSC60.gif

To determine the compensation resistor, R4, use Equation 52. Assume the power stage transconductance, gm(ps), is 17 S. The output voltage VO, reference voltage Vref, and amplifier transconductance gm(ea), are 5 V, 0.8 V and 350 µS, respectively. Calculated the value for R4 as 16.84 kΩ, and then select a standard value of 16.9 kΩ. Use Equation 53 to set the compensation zero to the modulator pole frequency. Equation 53 yields 5172 pF for compensating capacitor C5. The selection for this design is 4700 pF.

Equation 52. TPS54561-Q1 eq52_R4_SLVSC60.gif
Equation 53. TPS54561-Q1 eq53_C5_SLVSC60.gif

If desired, implement a compensation pole by adding capacitor C8 in parallel with the series combination of R4 and C5. Use the larger value calculated from Equation 54 and Equation 55 for C8 to set the compensation pole. The selected value of C8 is 47 pF for this example design.

Equation 54. TPS54561-Q1 eq54_C8a_SLVSC60.gif
Equation 55. TPS54561-Q1 eq55_C8b_SLVSC60.gif

Discontinuous Conduction Mode and Eco-mode Boundary

With an input voltage of 12 V, the example design enters discontinuous-conduction mode when the output current is less than 408 mA. The power supply enters Eco-mode when the output current is lower than 25.3 mA. The input current draw is 257 µA with no load.

Power Dissipation Estimate

The following formulas show how to estimate the TPS54561-Q1 device power dissipation under continuous conduction mode (CCM) operation. These equations are not suitable if the device operates in discontinuous conduction mode (DCM).

The power dissipation of the IC includes conduction loss (P(COND)), switching loss (P(SW)), gate drive loss (P(G)) and supply current loss (P(Q)). Example calculations are shown with the 12-V nominal input voltage of the example design.

  1. Conduction loss
  2. Equation 56. TPS54561-Q1 eq56_Pcond_SLVSC60.gif

    where

    • IO is the output current (A)
    • rDS(on) is the on-resistance of the high-side MOSFET (Ω)
    • VO is the output voltage (V)
    • VI is the input voltage (V)
  3. Switching loss
  4. Equation 57. TPS54561-Q1 eq57_Psw_SLVSC60.gif

    where

    • f(SW) is the switching frequency (Hz)
    • tr is the SW pin voltage rise time, estimated by tr = VDD (V) × 0.16 (ns/V) + 3 (ns)
  5. Gate drive loss
  6. Equation 58. TPS54561-Q1 eq58_Pg_SLVSC60.gif

    where

    • Qg is the total gate charge of the internal MOSFET
  7. Quiescent current loss
  8. Equation 59. TPS54561-Q1 eq59_Pq_SLVSC60.gif

    where

    • IQ is the operating nonswitching supply current

Therefore,

Equation 60. TPS54561-Q1 eq60_Ptot_SLVSC60.gif

For given TA,

Equation 61. TPS54561-Q1 eq61_Tj_SLVSC60.gif

where

  • TJ is the junction temperature (°C)
  • TA is the ambient temperature (°C)
  • RθJA is the thermal resistance of the package (°C/W)
  • P(tot) is the total device power dissipation (W)

For given TJmax = 150°C

Equation 62. TPS54561-Q1 eq62_Ta-max_SLVSC60.gif

where

  • TAmax is maximum ambient temperature (°C)
  • TJmax is maximum junction temperature (°C)

Additional power losses occur in the regulator circuit because of the inductor ac and dc losses, the catch diode and PCB trace resistance. All of these losses impact the overall efficiency of the regulator.

Safe Operating Area

Figure 47 through Figure 50 show the safe operating area (SOA) of the device for 3.3-V, 5-V, and 12-V outputs and varying amounts of forced air flow applications. The temperature derating curves represent the conditions at which the TPS54561-Q1 device, PCB and the output Inductor are at or below the manufacturer’s maximum operating temperatures. Figure 47, through Figure 50 doesn't consider the impact from the catch diode thermal performance. For higher reliability, TI uses 125 °C as the temperature limit for TPS54561-Q1 device on Figure 47, through Figure 50. Derating limits apply to devices soldered directly to a double-sided PCB with 2 oz. copper, similar to the board on TPS54561EVM-555 evaluation module.

Pay careful attention to the other components chosen for the design, especially the catch diode. In most applications, the catch diode limits the thermal performance. When operating at high duty cycles or at a higher switching frequency, the thermal performance of the TPS54561-Q1 device can become the limiting factor.

TPS54561-Q1 D047_SLVSC60.gif
VO = 3.3 V Natural Convection
f(SW) = 400 kHz
Figure 47. 3.3-V Outputs
TPS54561-Q1 D049_SLVSC60.gif
VO = 12 V Natural Convection
f(SW) = 600 kHz
Figure 49. 12-V Outputs
TPS54561-Q1 D048_SLVSC60.gif
VO = 5 V Natural Convection
f(SW) = 400 kHz
Figure 48. 5-V Outputs
TPS54561-Q1 D050_SLVSC60.gif
VI = 48 V Air flow direction: L1 to output terminal
VO = 12 V f(SW) = 600 kHz
Figure 50. Air Flow Conditions

Application Curves

Acquisition of measurements uses a 12-V input, 5-V output, and 5-A load unless otherwise noted.
TPS54561-Q1 ac_G001_SLVSC60.gif Figure 51. Load Transient Response (1.25-A to 3.75-A
Load Step)
TPS54561-Q1 ac_G003_SLVSC60.gif
IO = 5 A
Figure 53. Start-Up With Input Voltage
TPS54561-Q1 ac_G005_SLVSC60.gif
IO = 5 A
Figure 55. Output Ripple, CCM
TPS54561-Q1 ac_G007_SLVSC60.gif
No load
Figure 57. Output Ripple, Eco-mode
TPS54561-Q1 ac_G009_SLVSC60.gif
IO = 100 mA
100 mA
Figure 59. Input Ripple, DCM
TPS54561-Q1 G022_SLVSC60.gif
IO = 100 mA EN floating
Figure 61. Low-Dropout Operation
TPS54561-Q1 D029_SLVSC60.gif
f(SW) = 400 kHz VO = 5 V
Figure 63. Efficiency vs Load Current
TPS54561-Q1 D031_SLVSC60.gif
f(SW) = 400 kHz VO = 3.3 V
Figure 65. Efficiency vs Load Current
TPS54561-Q1 D033_SLVSC60.gif
f(SW) = 400 kHz VI = 12 V VO = 5 V
IO = 5 A
Figure 67. Overall Loop Frequency Response
TPS54561-Q1 D035_SLVSC60.gif
f(SW) = 400 kHz IO = 2.5 A VO = 5 V
Figure 69. Regulation vs Input Voltage
TPS54561-Q1 ac_G002_SLVSC60.gif Figure 52. Line Transient (8 V to 40 V)
TPS54561-Q1 ac_G004_SLVSC60.gif
IO = 5 A
Figure 54. Start-Up With EN
TPS54561-Q1 ac_G006_SLVSC60.gif
IO = 100 mA
Figure 56. Output Ripple, DCM
TPS54561-Q1 ac_G008_SLVSC60.gif
IO = 5 A
Figure 58. Input Ripple, CCM
TPS54561-Q1 ac_G010_SLVSC60.gif
VI = 5.5 V No load
VO = 5.0 V EN floating
Figure 60. Low-Dropout Operation, Steady State
TPS54561-Q1 G023_SLVSC60.gif
IO = 1 A EN floating
Figure 62. Low-Dropout Operation
TPS54561-Q1 D030_SLVSC60.gif
f(SW) = 400 kHz VO = 5 V
Figure 64. Light-Load Efficiency
TPS54561-Q1 D032_SLVSC60.gif
f(SW) = 400 kHz VO = 3.3 V
Figure 66. Light-Load Efficiency
TPS54561-Q1 D034_SLVSC60.gif
f(SW) = 400 kHz VI = 12 V VO = 5 V
Figure 68. Regulation vs Load Current

Inverting Power Supply

One use of the TPS54561-Q1 is to convert a positive input voltage to a negative output voltage. Ideal applications are amplifiers requiring a negative power supply. For a more-detailed example, see Create an Inverting Power Supply From a Step-Down Regulator, application report SLVA317.

TPS54561-Q1 sch_SLVSC60.gif Figure 70. TPS54561-Q1 Inverting Power Supply Based on Application Report SLVA317

Split-Rail Power Supply

Another use of the TPS54561-Q1 device is to convert a positive input voltage to a split-rail positive- and negative-output voltage by using a coupled inductor. Ideal applications are amplifiers requiring a split-rail positive- and negative-voltage power supply. For a more-detailed example, see Creating a Split-Rail Power Supply With a Wide Input Voltage Buck Regulator, application report SLVA369.

TPS54561-Q1 split_rail_SLVSC60.gif Figure 71. TPS54561-Q1 Split-Rail Power Supply Based on Application Report SLVA369