PRU-ICSS: Interfacing a processor with multiple ADCs
00:02:33
|
2018 年 4 月 27 日
Select TI processors feature a unique subsystem, called the Programmable-Real-Time Unit Industrial Communications Subsystem (PRU-ICSS). This enables the integration of real-time industrial communications protocols and eliminates the need for an external ASIC or FPGA. This video demonstrates how the PRU-ICSS subsystem can provide flexible interface between the processor and multiple Analog-to-Digital Converters (ADCs) to enhance data acquisition performance.
资源
此视频是该系列的一部分
-
Sitara™ AM57x 处理器
video-playlist (17 videos) -
可编程实时单元和工业通信子系统
video-playlist (8 videos) -
AM6x Sitara™ 处理器
video-playlist (23 videos)